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This thesis presents a study of the bias-induced threshold voltage metastability phenomenon 
of the hydrogenated amorphous silicon (a-Si:H) thin film transistors (TFTs). An application 
of gate bias stress shifts the threshold voltage of a TFT. After the bias stress is removed, the 
threshold voltage eventually returns to its original value. The underlying physical 
mechanisms for the shift in threshold voltage during the application of the bias and after the 
removal of the bias stress are investigated. 
 
The creation of extra defect states in the band gap of a-Si:H close to the gate dielectric 
interface, and the charge trapping in the silicon nitride (SiN) gate dielectric are the most 
commonly considered instability mechanisms of threshold voltage. In the first part of this 
work, the defect state creation mechanism is reviewed and the kinetics of the charge trapping 
in the SiN is modelled assuming a simplified mono-energetic and a more realistic Gaussian 
distribution of the SiN traps. The charge trapping in the mono-energetic SiN traps was 
approximated by a logarithmic function of time. However, the charge trapping with a 
Gaussian distribution of SiN traps results in a more complex behavior. 
 
The change in the threshold voltage of a TFT after the gate bias has been removed is referred 
to threshold voltage relaxation, and it is investigated in the second part of this work. A study 
of the threshold voltage relaxation sheds more light on the metastability mechanisms of a-
Si:H TFTs. Possible mechanisms considered for the relaxation of threshold voltage are the 
annealing of the extra defect states and the charge de-trapping from the SiN gate dielectric. 
The kinetics of the charge de-trapping from a mono-energetic and a Gaussian distribution of 
the SiN traps are analytically modelled. It is shown that the defect state annealing 
mechanisms cannot explain the observed threshold voltage relaxation, but a study of the 
kinetics of charge de-trapping helps to bring about a very good agreement with the 
experimentally obtained results. Using the experimentally measured threshold voltage 
relaxation results, a Gaussian distribution of gap states is extracted for the SiN. This explains 
the threshold voltage relaxation of TFT after the bias stress with voltages as high as 50V is 
removed.  
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Finally, the results obtained from the threshold voltage relaxation make it possible to 
calculate the total charge trapped in the SiN and to quantitatively distinguish between the 
charge trapping mechanism and the defect state creation mechanisms. In conclusion, for the 
TFTs used in this thesis, the charge trapping in the SiN gate dielectric is shown to be the 
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Good electronic properties of hydrogenated amorphous silicon (a-Si:H) such as the fairly 
high carrier mobility (≈1 cm2/Vs) and a high photoconductivity [1-3], and the ability to 
achieve low cost deposition of the a-Si:H films at low temperatures over large surfaces were 
strong motivating factors for the employment of this material in large area electronics. 
Typical applications of a-Si:H include displays, digital scanners, fax machines, video 
cameras, medical x-ray imagers, and solar cells. In most of these applications, a-Si:H thin 
film transistors (TFTs) [4] function either as simple switching elements in, for example, 
passive matrix imagers or, as active elements in electronic devices such as active matrix 
organic light emitting diode (AMOLED) displays and active matrix flat panel imagers 
(AMFPIs). For most of these applications, a high resolution, long lifetime, low power 
consumption and acceptable performance in adverse conditions are crucial. At present, 
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research is focussed on a-Si:H material and devices to improve the quality and reliability of 
these electronics systems. 
Although a-Si:H TFTs are economical, these devices have the disadvantages of metastable 
changes of threshold voltage after a prolonged application of gate bias stress called threshold 
voltage shift. It adversely affects the operation of a-Si:H TFT circuits, most importantly, 
when the TFT is an active element in such as AMOLED displays. For example, the output 
current of OLEDs, and as a result, the pixel brightness decreases over time, since the 
threshold voltage of the driving TFT increases [5]. This is further explained in Chapter 2. 
Although the threshold voltage shift mechanisms have been extensively studied to predict the 
long-term behaviour of a-Si:H TFT circuits, the present available models in the literature do 
not completely account for the experimental results. Due to ever-growing application of the 
TFTs in large area electronics, more accurate model for threshold voltage shift of the a-Si:H 
TFTs is needed. In this thesis, I review and discuss the different mechanisms of threshold 
voltage shift. Furthermore, the change in the threshold voltage of the TFTs after removing 
bias stress, called relaxation, is investigated. This provides another means to study the 
mechanisms that are responsible for the threshold voltage shift in a-Si:H TFTs.   
 
 
1.1 A Brief Historical Account of Hydrogenated Amorphous Silicon 
 
Un-hydrogenated a-Si, which is prepared by thermal evaporation or the sputtering of Silicon 
(Si), has a very high defect density. This high defect density prevents realizing of many 
desirable electrical properties such as doping and photoconductivity. The electronic transport 
in un-hydrogenated a-Si is almost done through defect states.  
In 1969, Chittick, Alexander, and Sterling reported the deposition of a-Si:H material using a 
plasma dissociation of Silane (SiH4) gas [1]. After three decades, the a-Si:H is still deposited 
using SiH4 plasma, although the design of deposition systems has changed. In the first 
reactor, plasma was excited by a radio-frequency coil placed outside the quartz chamber 
(inductive reactors).  At present, most reactors are capacitive due to their structures which are 
simpler than those of their inductive counterparts. Typically, capacitive reactors consist of 
two parallel electrodes within a stainless steel chamber. The deposition mechanism is the 
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same for both kinds of reactors. The deposited material exhibited an increased conduction 
due to impurities and a low defect density. Further research has demonstrated that the a-Si:H 
exhibits good electrical transport properties and strong photoconductivity [2][3]. A few years 
later, in 1974, Lewis et al. succeeded in dramatically reducing the defects in sputtered 
amorphous silicon (a-Si) by introducing hydrogen (H) gas into the deposition system. The 
material has similar properties to those of glow discharge a-Si:H, and contains about 10 
atomic percents of H. In 1975, the substitutional n-type or p-type doping of a-Si:H was 
reported by Spear and LeComber. The doping was done simply by the addition of diborane 
(B2H6) or phosphine (PH3) to the deposition gas. Since then, although the glow discharge and 
the sputtered a-Si:H have been studied, the glow discharge material has been favoured over 
the sputtered material because of the slightly better quality achieved. 
The early research on a-Si:H devices was initiated at RCA laboratories by Carlson and 
Wronski (1976). They realized a-Si:H solar cells with conversion efficiencies of 2-3%. In 
that year, a-Si:H p-n junctions were also realized by Spear et al. [6]. Finally, LeComber et al., 
in 1979, were the first to report a a-Si:H thin film transistor (TFT) [4].  The application of the 
a-Si:H TFT in large area electronics was demonstrated two years later by Snell et al. in 1981 
[7]. Since then, a-Si:H TFTs have been employed in many applications, most attractive being 
active matrix displays and active matrix flat panel imagers (AMFPIs). 
 
 
1.2 Density of States in a-Si:H 
 
A band gap, separating the occupied valance band from the empty conduction band, is one of 
the fundamental properties of semiconductors. Although the band gap is a consequence of the 
periodicity of the lattice, it is also equivalently described by splitting of the bonding and anti-
bonding states. Based on the second theory, the bands are mostly influenced by the short-
range order, which is similar in both a-Si and crystalline Silicon (c-Si). However, the 
presence of disorder in a-Si affects the electronic state of the material in the following ways 
[8]: 1) The density of states (DOS) distribution is broadened forming the band tails; 2) The 
band tail states are localized; that is, at zero temperature, electrons occupy the tail state below 
the mobility edge are not fully mobile and do not contribute to the conduction; 3) The 
 4
scattering length is reduced to atomic distances; 4) The conservation of the momentum in the 
electronic transitions is lost. The last phenomenon necessitates that the energy-momentum 
band structure of c-Si should be replaced by the energy dependent DOS distribution, )(EN . 
N(E) is divided into three parts: conduction and valence bands, band tail regions close to the 



















Fig. 1.1 Schematic density of states (DOS) for a-Si (solid line) and crystalline silicon 
(dashed lines) showing conduction and valence bands, band tails, and defect states [8]. 
 
The valence and conduction bands are formed by splitting of the sp3 hybrid orbitals of 
tetrahedral silicon bonding. Therefore, the valence and conduction bands are largely 
influenced by the short-range order of the Si atoms rather than the periodicity of the 
structure. This implies that, although the detailed features of the conduction band and valence 
band are different for a-Si:H and c-Si, they possess the same overall shape. In addition, the 
existence of Si-H bonds adds more features to the DOS. 
The essential difference between the crystal phase and the amorphous phase of 
semiconductors is observed at their band edges. In contrast to c-Si which possesses sharp 
band edges, a-Si:H has  a tail of localized states extending into the gap. The term, localized, 
indicates that electrons in these states are essentially immobile and do not contribute to the 
conduction [9]. The localized tail states are separated from the extended bands states (valence 






















Fig. 1.2 Density of states (DOS) distribution near the conduction band edge of a-Si:H, 
showing the localized states and extended states separated by the mobility edge [8]. 
 
Information about the N(E) in the valence band tail can be derived from the photoemission 
experiments [10]. The experimental data demonstrates that N(E) in the valence band tail has 
an approximate linear energy dependence from 0.5 eV above the band edge down to the 
densities of 3×1021 cm-3eV-1 at the band edge. Near and below the band edge, the tail takes an 
exponential form over several orders of magnitude of the N(E). The minimum of N(E) 
depends on the quality and the deposition conditions of a-Si:H and is not more than 1015 - 
1016 cm-3eV-1 for a good quality a-Si:H. The characteristic energy of the valence exponential 
tail kTV is approximately 45 meV and is often described by the characteristic temperature TV 
(TC for the conduction band tail) by     
 )/exp()( 0 VkTENEN −= .                 (1.1) 
The DOS in the conduction tail states is obtained from the rate of the thermal excitation of 
the trapped carriers during electronic transport. Since the conduction of the electrons and 
holes occurs by frequent trapping in the tail states, followed by excitation to the higher 
energy states, the effective or drift mobility is lower than the free mobility in the conducting 
states. Therefore, the measurement of the drift mobility provides an accurate way to find the 
DOS in the band tails. The drift mobility is measured by using the time-of-flight experiment 
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[11]. The time-of-flight data, with the assumption that there is an exponential density of tail 
states for the electrons and holes, yields a characteristic temperature TC of 250-300K for the 
electrons and TV of 400-450K for the holes [12]. The mobility gap of a-Si:H, which is 
defined as the difference between the conduction (EC) and valence (EV) band edge energies, 
is also estimated to be 1.85-1.9 eV by the time-of-flight and photoemission data.   
The defects significantly influence the performance of a-Si:H devices. They reduce the 
photosensitivity, suppress the doping efficiency and degrade the performance of a device. 
Those defects whose their electronic states are placed within the band gap are more 
important, since they act as recombination and trap centers. Material defects are defined as 
the departure from the ideal amorphous network which is a continuous random network with 
the bonds satisfied [8].  This leads to the definition of coordination defects such as Si 
dangling bonds, four-fold donor states, or acceptor states. Typically, coordination defects 
create states in the forbidden energy gap of a semiconductor. Structural information about the 
defects and the DOS come from electron spin resonance (ESR) [13] and deep level transient 
spectroscopy (DLTS) [14][15] experiments. These experiments give information about N(E) 
for upper half of the band gap and there is no experiment to give a detailed DOS for the 
lower half of the band gap. The overall shape of the defect band is assumed to be Gaussian 
for theoretical simulation and is confirmed by the photocapacitance data [16].  
 
 
1.3 Electronic Properties of a-Si:H 
 
a-Si is not a completely disordered material. Study of the atom pair distribution function 
demonstrates that amorphous materials possess the same short-range order as crystals but 
lack the long-range order [8]. Si atoms in a-Si:H have the same average bond length and 
bond angles with the same number of neighbours as those in c-Si.  
In a-Si, the abrupt band edges of c-Si are replaced by the broadened tail of states extending 
into the forbidden gap. These additional states originate from the deviation of the bond length 
and angle. The band tail states are very important despite their relatively small concentration, 
since the electronic transport occurs at the band edge. Departure from an ideal network such 
as coordination defects creates electronic states deep within the band gap. These types of 
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defects affect many electronic properties of a material by controlling the trapping and the 
recombination. In the next section, two important electrical characteristics of a-Si:H; namely, 
DC conductivity and carrier mobility, are briefly discussed. 
 
 
1.3.1 DC Conductivity 
 
The conductivity of a-Si:H is thermally activated and is expressed by 
 )/exp()( 0 kTET σσσ −= .                 (1.2) 
The activation energy σE  is defined as the average energy of the conducting carriers with 
respect to the Fermi energy, and prefactor 0σ  is the conductivity prefactor. The σE and 
0σ strongly depend on the processing conditions such as the deposition conditions, doping 
concentrations, and the thermal history of the material [17]. The measured values of 0σ  

















Activation energy Es  (eV)
 
Fig. 1.3 Conductivity prefactor versus the conductivity activation energy [17]. 
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1.3.2 Carrier Mobility 
 
Carrier mobility is defined as the ratio of the electron or hole drift velocity to the applied 
electric field. The mobility in a-Si:H is usually measured by the time-of-flight technique [11]. 
In this technique, the measured mobility is drift mobility rather than free carrier mobility, 
which is the mobility of electron in conduction band. This is due to the fact that the average 
motion of carriers is measured over a period of time longer than the time needed for the 
carriers to be trapped in the band tail states. The drift mobility depends on the DOS and free 
carrier mobility [8], expressed by  
 )1/(0 trapD f+= µµ ,                             (1.3) 
where trapf  is the ratio of the time that the carrier spends in localized traps to the time that is 
spent in the mobile states, and 0µ  is the free carrier mobility. 
Assuming a multiple trapping model of transport in an exponential band tail with the slope of 
312°C and 500°C yields the free carrier mobilities of 11 and 0.67 cm2V-1s-1 for the electrons 
and holes, respectively (Fig. 1.4) [12].  
The drift mobility is approximately 1 cm2V-1s-1 for electrons at room temperature, and is 
almost two orders of magnitude smaller for holes. The reason for the low drift mobility of 












































Fig. 1.4 (a) Electron drift mobility data for an electric field of 104 V/cm (closed circles) 
and 2×104 V/cm (open circles) and (b) hole drift mobility data for an electric field of 
5.8×104 V/cm fitted (lines) to the multiple trapping transport mechanism, assuming 
exponential band tails [12]. 
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1.3.3 Metastability  
 
a-Si:H exhibits metastable phenomena, in which an external electronic excitation such as 
illumination causes a reversible change in the density of states of the material. In other 
words, defects are created in the a-Si:H whenever the quasi-Fermi level is shifted from the 
equilibrium point. The shift in the quasi-Fermi level can be caused by light [18][19] such as 
in Staebler-Wronski effect, doping [20] or electric field [21]. The created defects reduce the 
carrier lifetimes and affect the device electrical characteristics. For example, the creation of 
extra defects within the bandgap of a-Si:H, move the quasi-Fermi level towards the valence 
band and shift the threshold voltage of a TFT to higher values. In the following chapters, the 
carrier induced creation of defects in the active layer of a a-Si:H TFT and the resulting 
threshold voltage shift of the TFT due to the application of  gate bias stress will be discussed.  
 
 
1.4 Thesis Organization   
 
This thesis focuses on the threshold voltage shift of a-Si:H TFT due to a prolonged 
application of a positive gate voltage stress and the subsequent relaxation of the threshold 
voltage after the termination of gate bias stress. In Chapter 1 an introduction to a-Si:H 
material and its properties is given. The electronic DOS of a-Si:H and carrier mobility in a-
Si:H, which will be frequently referred to throughout the thesis, are also briefly discussed. 
Chapter 2 is a review of the fabrication technology, applications, and modelling of a-Si:H 
TFTs. There are two roles of TFTs in electronic circuits: a switching function in applications 
such as active matrix liquid crystal displays (AMLCDs) and passive pixel sensor (PPS) 
imagers, or an active element function in electronic devices such as active pixel sensors 
(APSs) and AMOLED displays. For a wide variety of applications, the performance 
requirements of a TFT in terms of the threshold voltage shift, ON/OFF current ratio, 
subthreshold slope, and leakage current are outlined. The extracted threshold voltage, and as 
a result, the quantitative study of the threshold voltage shift, substantially depends on the 
model used for the I-V characteristics of the TFT. The physics of a-Si:H and the threshold 
voltage extraction method are discussed in the last two sections of Chapter 2.  
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Threshold voltage shift mechanisms, due to the application of bias stress, are investigated in 
Chapter 3. First, the experimental setup used for the application of bias voltage and 
measurement of the I-V characteristics of a TFT is explained, and then the experimental 
results of the bias stress test are presented. Then, defect state creation and charge trapping in 
the silicon nitride (SiN) gate dielectric of TFTs are introduced as the underlying mechanism 
for the threshold voltage shift of the transistor. 
Defect state creation is extensively studied and the supporting evidence for the creation of the 
extra defect states in the a-Si:H layer close to gate dielectric interface are reviewed. The 
defect pool model, the role of H atoms and the band tail electrons, and finally, the kinetics of 
defect state creation are also discussed. Charge trapping in SiN is an alternative mechanism 
for the threshold voltage shift of TFTs. The kinetics of charge trapping in the mono-energy 
level and the Gaussian distribution of the SiN traps are analytically modeled at the end of 
Chapter 3. 
In Chapter 4, the threshold voltage relaxation phenomena and its underlying mechanisms are 
studied. After the gate bias is removed, the threshold voltage of the transistor eventually 
returns to its original value. This phenomenon is referred to the relaxation of threshold 
voltage. Threshold voltage relaxation results are presented at the beginning of Chapter 4. 
Defect state annealing and charge de-trapping from SiN are considered as possible threshold 
voltage relaxation mechanisms. It is argued that the defect state annealing model cannot 
explain the threshold voltage relaxation results observed in this work. On the contrary, the 
analytical models, derived for the kinetics of charge de-trapping from the SiN for the two 
cases, mono-energetic traps and the Gaussian distribution of SiN traps, are both in good 
agreement with the experimental results. Then, the distribution of SiN traps is approximated 
by fitting our model to the experimentally obtained threshold voltage relaxation results. 
Lastly, by using the threshold voltage relaxation results, the total threshold voltage shift, due 
to the charge trapping in the SiN can be calculated. This provides a means to quantitatively 
distinguish between the charge trapping mechanism and the defect state creation mechanism. 
Finally, in Chapter 5, the main contributions of this work in understanding the metastability 
phenomena of a-Si:H TFTs are summarized. Limitation of the present work and suggestion 
















Amorphous Silicon Thin Film Transistors 
 
a-Si:H TFT was first proposed by LeComber et al. in 1979 [4]. Two years later, the 
application of this device in large area electronics was demonstrated by Snell and his 
coworkers [7]. Since then, there has been an intense effort to improve the performance and 
characteristics of TFTs [22-25]. a-Si:H TFTs are employed in many applications today such 
as liquid crystal displays (LCDs) [26], active matrix organic light emitting diode (AMOLED) 
displays [5] and image sensors [27]. To reduce the design cost of these applications, the 
modelling of the current-voltage characteristics and the long-term behavior of a TFT, 
especially their threshold voltage, is important. In this chapter, issues including the 




2.1 a-Si:H TFT Technology 
 
a-Si:H TFTs are fabricated by using a variety of structural topologies and materials. For TFT 
topologies, there are four types of planar topologies: staggered, inverted staggered, coplanar 
and inverted coplanar structures [28]. In the coplanar structure, the source, drain and gate 
electrodes are placed on the same side of the a-Si:H active layer, whereas in the staggered 
TFTs, the source and drain are placed on one side and the gate on the opposite side of the a-
Si:H layer. The difference between the inverted and non-inverted structures is in the 
sequence of the deposition of the a-Si:H and gate electrode layers. In an inverted structure, 
the gate electrode is placed at the bottom of the structure, but in a non-inverted structure, the 
gate metal is on top. 
The most popular structure of a TFT which is responsible for the state-of-the-art performance 
is the inverted staggered structure in Fig. 2.1. Usually hydrogenated amorphous silicon 
nitride (a-SiNx:H) is used as the gate insulator of a TFT because of the relatively low 
interface defect density between the a-Si:H active layer and the a-SiNx:H insulator layer. 
Other insulators such as silicon oxide are also employed as the gate insulator [29]. The gate, 
source, and drain electrodes are made of Cr, Mo or Al metals. Highly n-doped a-Si (n+ a-
Si:H) or n+ microcrystalline Si is used to reduce the contact resistance between the metal and 






Fig. 2.1 Schematic cross section of an inverted staggered TFT showing different layers. 
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In this work, TFTs with inverted staggered structure have been used for bias stress 
experiment. The fabrication process of these TFTs is not a self-aligned process [28] and 
requires five masks [30]. After the deposition and patterning of the gate metal, a-SiNx:H/a-
Si:H/a-SiNx:H stacked layers are consecutively deposited by using the plasma enhanced 
chemical vapor deposition (PECVD) technique. This ensures that the gate insulator and the 
active layer are not exposed to the environment, and as a result, have a low surface state trap 
density. In the next step, the source and drain windows are opened, followed by a deposition 
of n+a-Si:H and a-SiNx:H layers. Then, the n+a-Si:H contact layer is removed between the 
drain and source regions, and the contact vias are opened in the last a-SiN layer. Lastly, the 
fabrication is completed by a metal deposition and patterning to form the source, drain, and 
gate electrodes of the TFT. 
 
 
2.2 Applications of a-Si:H TFTs 
 
For many years, a-Si:H TFT has been used as a simple switching element in liquid crystal 
displays (LCD) [31] and passive pixel sensors (PPS) [32]. Recently, TFT is also employed as 
a linear integrated circuit element in active matrix flat panel imagers (AMFPI) [33] and 
active matrix organic light emitting diode (AMOLED) displays [34]. Despite the differences 
of the functionality of TFTs, the architecture of all active matrix arrays is similar as 
illustrated in Fig. 2.2. Each pixel in the array consists of a sensor or light emitting device and 
one or more TFTs. The address and data lines run horizontally and vertically between the 
pixels and connect each pixel to the external circuitry.  







Fig. 2.2 General schematic of an active matrix array. 
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Depending on the function of the TFT in a circuit, the requirements for the performance of 
the device changes. This, in turn, dictates the complexity and the cost of the fabrication 
process. The role of TFTs in imager and display drivers is divided into two categories: (1) for 
applications such as AMLCD, where TFT acts as switches and (2) for applications such as 
AMOLED displays, where TFTs are used as linear integrated circuit elements. In the 
following sections, the required TFT characteristic and the circuit structure for several 
applications are explained. 
 
 
2.2.1 AMLCD and PPS Imagers 
 
Typical pixel architectures for an AMLCD and a PPS imager are portrayed in Fig. 2.3. In an 
AMLCD, each pixel consists of a TFT, a liquid crystal (LC) cell capacitance (CL), and an 
additional storage capacitance (CS) to improve the dynamic characteristics of the pixel [31]. 
During operation, one address line is turned HIGH. Then, the CL and CS capacitances are 
charged to a certain voltage by the data line. This voltage across the CL changes the amount 
of rotation in the polarization plane of the light which passes through the LC material. The 
rotation angle varies from 90° for unbiased material to almost zero for the material with a 
peak voltage (20-30V). Therefore, placing two polarizers on both sides of the LC material 
allows the adjustment of the intensity of the passing light, by changing the applied voltage 
across the cell. Usually, polarizers are positioned with perpendicular polarization planes in 
order to provide the maximum intensity, when the applied voltage is zero. The application of 
a full drive voltage results in light transmission through the LC material with less than 1% of 
the intensity of its maximum value.  
The quality of the performance of TFT is not critical for AMLCDs. The TFT acts only as a 
switch which connects the CL and CS capacitors to the data line. Since the TFT has a low 
leakage current (in the order of fA), it does not discharge the accumulated charge in CL and 
CS. As a result, the voltage across the LC material, and thus, the light intensity of the pixel 
remains constant while the other rows of the display are addressed. The demands of the 
forward characteristics of a TFT are also not very great compared to other applications. For 
example, a TFT does not need to drive a high current such as that in OLED. Moreover, since 
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the gate terminal of the transistor is not subjected to a high constant positive voltage for a 
long period of time, the shift in the threshold voltage of the TFT due to the bias stress is also 






















Fig. 2.3 Pixel architecture for (a) an AMLCD and (b) a PPS imager. 
  
The PPS in Fig. 2.3 [32] consists of a sensing element, a storage capacitor, and a TFT acting 
as a switching device. Some of the common light-sensing devices employed are amorphous 
selenium (a-Se) photoconductors, reverse biased p-i-n, and Schottky barrier diodes [8]. The 
operation of the PPS consists of three modes: integration, readout, and reset. During the 
integration mode, the address line is LOW and the generated charge by the sensor is 
accumulated in Cpix (the sum of the sensor, parasitic, and storage capacitances). This charge 
is proportional to the amount of radiation and the time of integration (the total time that the 
TFT is OFF). In the readout mode, the accumulated charge in Cpix is transferred to the data 
line by addressing the TFT. After the readout, the pixel capacitance Cpix is charged to some 
steady state value during the reset mode of the operation. In both the readout and reset 
modes, the TFT is biased in the linear region of its output characteristics to provide a low ON 
resistance for a quick charge and discharge of the pixel capacitance.  
In general, for a PPS application, the reverse characteristics of a TFT are critical, since the 
leakage current decreases the stored charge in Cpix during the integration time, where a TFT 
is in the OFF state. Besides, for the high performance of PPS imagers, the TFT must have a 
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high ON/OFF current ratio, a low subthreshold slope, and a low resistance in the linear 
region of operation [32]. 
 
 
 2.2.2 Active Pixel Sensors and OLED Displays 
 
Fig. 2.4 (a) shows a schematic of a voltage mediated active pixel sensor (APS) imager [33]. 
Each pixel includes a radiation sensor device, a storage capacitance CS, and three TFTs. The 
operation of the APS is similar to the PPS. During the integration mode, an amount of charge 
is accumulated in CS. The transistors denoted as AMP and READ in Fig. 2.4(a) form a 
source follower circuit, which produces an output current in a resistive load. The value of the 
current is a function of the voltage on the gate of the transistor AMP, and it is proportional to 
the charge accumulated in CS.   
An APS is one of the most demanding applications of a TFT. The leakage current of the 
transistor RESET has an adverse effect on the performance, and on the signal-to-noise ratio 
of the imager by reducing the charge of the storage capacitor. Moreover, the output current is 
sensitive to the bias induced threshold voltage shift of the transistor AMP. The high ON 
current, low ON/OFF current ratio, and low subthreshold slope are also required to achieve 



























Fig. 2.4 Pixel architecture for (a) an APS and (b) an AMOLED display. 
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An OLED consists of a stack of organic materials sandwiched between two appropriate 
electrodes [34]. Electrons and holes are injected from the electrodes into the organic layer. 
The recombination of the injected electrons and holes into the organic material generates 
excitons which decay radiatively and produce visible photons.  
Some of the advantages of OLED displays over LCDs are faster response time, a lower 
power consumption, an ability to be fabricated on flexible substrates, a higher contrast, and 
wider viewing angles [35]. Despite these superiorities, there are still many challenging issues 
specifically related to the drive electronics [5].  
The high-resolution applications require the use of active matrix addressed displays [34]. The 
simplest OLED driver which consists of two transistors (2-T circuit) is illustrated in Fig. 2.4 
[5]. During the addressing period, the storage capacitance is charged to a certain voltage by 
the switching transistor. Then, the address line becomes LOW and the voltage of CS stays 
almost constant throughout the frame time which depends on the number of addressing lines 
and frame rates.  This voltage specifies the current passing through the drive transistor, and 
consequently, the intensity of the light coming from the pixel. 
Since an OLED requires a high drive current, the forward static characteristics of the TFTs 
are important. In the 2-T driver circuit, the gate of the drive TFT usually has a constant 
positive voltage during a frame time. This causes the threshold voltage of the transistor to 
shift inevitably to a higher value and consequently the output current of the transistor, and 
hence, the light intensity of the OLED decreases over time. Several circuits have been 
conceived and employed to compensate for the threshold voltage shift and maintain the 
output current. Most circuits, using current programming method in which the TFT is 
programmed with an input current instead of an input voltage controlling the drive current 
[5][36]. However, voltage programmed circuits are also employed [37][38]. In addition to the 
threshold voltage shift, the TFT must also have a low subthreshold slope, a high ON/OFF 
current ratio, and a low leakage current. These requirements make AMOLED display drivers 






2.3 Physics of the a-Si:H TFTs 
 
By increasing the applications of a-Si:H TFTs in which a TFT serves as an active circuit 
element, precise modelling of the current-voltage characteristics of transistor becomes more 
and more a necessity. Up to the present time, numerous models have been presented in the 
literature. For example, Demassa et al. [39] have proposed an approach based on an 
exponential distribution of band tails, when a-Si:H active layer is very thin. Leroux [40] has 
presented an analytical model for the static and dynamic characteristics of the a-Si:H TFT 
considering the effect of the a-Si:H film thickness, but neglecting the contribution of the deep 
states. Shur et al. [41] have presented a model describing different operating regimes by 
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With (2.1) as the basic definition for the field effect mobility, the above-threshold drain-
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Here Ci, W, L, and VT are the gate capacitance per unit area, channel width, channel length, 
and threshold voltage, respectively. The parameter αsat accounts for the variation of the 
depletion charge across the channel. The DOS in the mobility gap of the a-Si:H for both 
acceptor-like and donor-like states can be accurately modelled by the sum of the two 
exponential functions [42]. Since the characteristic temperature of the tail states is lower or in 
the order of the thermal temperature, the quasi-Fermi level moves slowly toward the 
conduction band as the gate voltage is increased. Therefore, µFET is a weak function of the 














0 .                 (2.3) 
Here, γ is the power parameter and VAA is the characteristic voltage which is geometry 
dependent.  
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In another model, presented by Servati et al., a different approach has been used to derive the 
drain-source current in the above-threshold region of operation [43]. In this model, the 
conductivity is written as 
 freebandn nqµσ = ,                  (2.4) 
where nfree is the density of electrons excited to the extended states whose energies are higher 
than the mobility edge EC, µband is the electron mobility in the extended states, and q is the 
elementary charge. In (2.4), the contribution of the hopping conduction of the localized states 


















Nn ψexpexp .               (2.5) 
EF, NC, k, T and Vth are the Fermi level, the concentration of free electrons when EF = EC, the 
Boltzmanns constant, temperature, and thermal voltage (kT/q), respectively. Also, ψ and Nfi 
are defined by (EF –Ei)/q and NC exp[(Ei – EC)/kT ], where Ei is the intrinsic Fermi level of a-
Si:H. 
An increase in the gate-source voltage moves the quasi-Fermi level towards the mobility 
edge. In the above-threshold region of the operation (VGS > VT), the quasi-Fermi level resides 
in the conduction band tail. As a result, the number of trapped (ntrapped) electrons in the 
localized tail states is much larger than the number of free electrons; ntrapped is approximately 
equal to the total number of induced electrons n ~ ntrapped. Integration over the exponential 
DOS, weighted by the Fermi-Dirac probability function, yields the density of the trapped 










Nn ψexp ,                 (2.6) 
where Vnt is the slope of the conduction band tail, and Nti is the density of the trapped 
electrons when EF = Ei. By adopting (2.5) and (2.6), the number of free electrons can be 










n = ,                  (2.7) 
where α = 2Vnt / Vth. By substituting (2.7) into (2.4), the conductivity in the above-threshold 











bandn = .                  (2.8) 
With (2.8), Servati has derived the following expressions for the drain-source current in the 
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Here, µeff, ζ, αsat, RS, RD, Leff, and W are the effective mobility, unity matching parameter, 
saturation parameter, source contact resistance, drain contact resistance, effective channel 
length, and channel width, respectively. DSV ′  and GSV ′  are also defined by 
 DSDsDSDSSDSGSGS IRRVVRIVV )(    and    +−=′−=′ .           (2.10) 
Although all the models predict the true I-V characteristics of a TFT, the last model enjoys 
the simplicity, and includes the effect of the source and drain contact resistances. 
Furthermore, the different parameters such as the field effect mobility are geometry and bias 
independent. In the remainder of this thesis, Servatis’s model is used for extracting the 
threshold voltage of a TFT. The procedure for the threshold voltage extraction is explained in 
the next section. 
 
 
2.4 Parameter Extraction 
 
To study the threshold voltage shift due to bias stress, a simple but accurate method of 
threshold voltage (VT) extraction must be used. In contrast to the c-Si MOSFETs, the power 
parameter of the drain-source current is not exactly 2. Moreover, the presence of a high 
source and drain contact resistance adds even more complexity to the parameter extraction 
procedure.  
Both the linear and saturation regions of operation are used to extract VT. By using (2.9) and 
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,              (2.12) 
where IDS,lin and IDS,sat are the drain-source current in the linear and saturation regions of 
operation and RDS is the sum of the drain and source contact resistances. 
The plots of the right hand sides of (2.11) and (2.12) versus VGS, when DSlinDSDS VIR <<,  and 
GSsatDSDS VIR <<, , give straight lines. From the slope and the x-intercept of this line, α and VT 
can be determined. The same result is also achieved by the method developed by Cerdeira et 
al. [44]. Based on this method, an integration of IDS over VGS, divided by IDS (VGS) yields the 
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if it is assumed that DSlinDSDS VIR <<,  and GSsatDSDS VIR <<, . 
Although the two methods result in the same values for VT and α, the first method uses the 
derivative of IDS, which is derived easier. For this reason, throughout this thesis, the 








In this chapter, a-Si:H TFTs and their fabrication processes were briefly reviewed. The role 
of TFTs in AMLCDs, PPSs, APSs and OLED displays were also discussed. The performance 
requirements of the TFT in terms of the threshold voltage shift, ON/OFF current ratio, 
subthreshold slope, and leakage current for each of these applications were outlined. In 
Sections 2.3 and 2.4, the TFT model, which is used for the fitting the I-V characteristics of 
















Bias-Induced Threshold Voltage Shift in a-Si:H TFTs 
 
Well-established industrial fabrication process of a-Si:H TFT produces transistors with quite 
uniform characteristics across the substrate and from run to run [46]. However, TFT 
characteristics are seriously shifted due to bias stress. The most important characteristic shift 
of a-Si:H TFTs is the shift in the threshold voltage of the device due to the prolonged 
application of gate bias. The threshold voltage shift severely impacts the operation of a-Si:H 
TFT circuits, especially where the transistor acts as an active element such as in AMOLED 
displays. For instance, the output current of OLEDs drastically decreases over time with the 
threshold voltage shift of the driving TFT; therefore, without a circuit compensation scheme, 
the application of two TFT pixel circuits [5] is not suitable for AMOLEDs. 
There have been many efforts to study the threshold voltage shift mechanisms and to 
estimate the long-term behaviour of the threshold voltage of a transistor by its dependence on 
the stress period and voltage [47-50]. These investigations commonly concern applying DC 
or AC voltages to the gate electrode of the TFT, and the joint effect of relaxation and stress 
of the TFT has been neglected. In addition, the present models [48][50] for threshold voltage 
shift do not completely explain the experimental results. The increasing use of TFTs in large 
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area electronics necessitates a more precise model of the threshold voltage shift of a-Si:H 
TFT. This chapter traces the underling mechanisms for the threshold voltage shift, and the 
threshold voltage shift models presented in literature for the positive gate bias stress. Later in 
this Chapter, I present an analytic model for the kinetics of charge trapping in SiN, which is 
developed for the cases of the charge trapping in the mono-energetic and the Gaussian 
distribution of SiN traps.  
 
 
3.1 Shift in the Threshold Voltage Caused by a Positive Gate Bias 
 
The effect of bias voltage and stress time on threshold voltage shift (∆VT) has been 
investigated on two sets of a-Si:H TFTs, each set includes 9 TFTs with different aspect ratios 
W/L. Samples are of the inverted-staggered, bottom gate structure fabricated using a standard 
trilayer process [45] with process conditions given in appendix A. The experimental set up 
measuring the bias and time dependence of threshold voltage is denoted in Fig. 3.1. First, the 
sample was annealed at 180°C for one hour and cooled to room temperature at a rate of 
1°C/min. The transfer characteristics (ID -VG) of the TFT were measured by the Keithley 
SMU 236 parameter analyzer at VD=15V for the gate voltages of -5V ≤ VG ≤ 15V with 0.25V 
step. This was followed by the application of a gate stress voltages with the Keitley SMU 
while VDS = 0 V. Gate bias stress voltages of 10, 15, 20, 25, 35 and 50V were used in this 
work, similar to the range of values employed in Ref. [48] and [50]. At certain times, which 
are shown in Fig. 3.4, the bias stress was removed, and the transfer characteristics were 










Fig. 3.1 Experimental setup for the ∆VT measurement. 
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The transfer characteristics of a TFT with W/L = 500/100 µm after t = 0, 9×102 and 1.26×104 
seconds of a 20V gate bias stress are shown in Fig. 3.2. The TFT were fabricated using MP6 
process explained in appendix A and has an initial threshold voltage VT0 of 1V. It can be seen 
that the transfer characteristics are shifted to more positive gate-source voltages by increasing 
the stress time. 









t = 0 s
t = 1.26x104 s
t = 9x102 s
W/L = 500/100    mµ
 
Fig. 3.2 Transfer characteristics of a TFT at different times after the application of a 
20V gate bias stress (VDS = 0 V during the stress). 
 
To study the effect of bias stress on the subthreshold region of operation, the transfer 
characteristics of Fig. 3.2 are plotted on the semi-logarithmic scale in Fig. 3.3.  




















t = 0 s
t = 9x102 s
t = 1.26x104 s
W/L = 500/100    mµ
 
Fig. 3.3 I-V characteristics of a TFT plotted on a semi-logarithmic scale after t = 0, 
9×102, and 1.26×104 s of the application of a 20V gate bias stress (VDS = 0 V during the 
stress)  
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Fig. 3.3 reveals that, although the transfer characteristics are moved to higher gate voltage 
values by increasing the stress time, the subthreshold slope (dVGS /d log10 IDS) does not 
change significantly in this experiment. The effects of higher stress voltages and longer stress 
times on the subthreshold slope are also studied.  For the application of stress voltages as 
high as 35V and for stress times longer than 10 hours, the subthreshold slope does not 
increase more than 5% of its original value.  
The threshold voltage is extracted from the measured transfer characteristics by employing 
the method described in Section 2.4. The time dependence of threshold voltage shift (∆VT) is 
plotted in Fig. 3.4 for the stress voltages of 10, 15, 20, 25, 35, and 50 V, applied to the gate 
with VDS = 0 during the bias stress. In Fig. 3.5, the threshold voltage shift versus VST – VT0, 
after 3.5 hours of bias stress, is shown. VT0 and VST are the initial threshold voltage of the 
TFT and gate bias stress voltage, respectively.  

























VST = 50 V
 
Fig 3.4 Threshold voltage shift versus time for different stress voltages (VDS = 0 V 
during the stress, and the TFT aspect ratio is W/L = 500/100 µm). 
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) VT0 = 1 V
 
Fig. 3.5 Threshold voltage shift vs. VST – VT0 after 3.5 hours of bias stress (during the 
application of the gate stress VDS = 0 V). 
 
The initial threshold voltages for the samples used for the bias stress tests in Fig. 3.4 and Fig. 
3.5 are 1.0V. After each test, the samples were annealed at 180°C for 1 hour and then cooled 
down to room temperature at a rate of approximately 1 °C/min. The annealing process 
retrieved the threshold voltage of the TFT within 50mV of its original value.   
The experimental data in Fig. 3.4 and Fig. 3.5 demonstrate that the threshold voltage shift 
increases almost linearly with the effective stress voltage, VST – VT0.  
In the next few sections of this chapter, the various models discussed in the literature and the 
underlying mechanisms for threshold voltage shift are reviewed. The main focus of this 






3.2 Mechanisms Responsible for Threshold Voltage Shift of a-Si:H TFTs 
 
The threshold voltage shift in SiN gate insulator TFTs was originally attributed to charge 
trapping in the slow states located in SiN [47] (Powel, 1983). In 1987, Powel et al. proposed 
an alternative model involving the slow creation of defect states in a-Si:H [48]. It is believed 
that these defect states are Si dangling bonds similar to those arising in photo-induced 
degradation phenomenon [49]. In 1993, the threshold voltage shift was again interpreted as a 
result of charge injection from the channel into the traps located at the a-Si:H/a-SiNx:H 
interface or inside the gate insulator as reported by Libsch et al. [50].  
The principal difference between the charge trapping and defect state creation models is that 
in Ref. [47] and [50], the charge is assumed to be slowly trapped into already existing states 
in the bulk or interface of the gate dielectric which are in poor communication with the a-
Si:H conduction band. Contrarily, the defect state creation model proposes that there is a 
slow process of the creation of the extra states, which are in good communication with the a-
Si:H conduction band. The term communication between two different states implies how 
fast carriers can move from one state to another. For example, good communication between 
defect states and conduction band of a-Si:H means that electrons of the conduction band trap 
into defect states in much shorter times than the duration of bias stress experiment.   
Although the underlying mechanism for the threshold voltage shift is still controversial, it is 
widely accepted that both mechanisms perhaps operate simultaneously [51-53]. At high gate 
biases such as 100V, the charge trapping in the SiN is responsible for the threshold voltage 
shift of the TFT [48]. However, at low gate stress voltages as low as 25V, the VT shift of a-Si 
TFTs is mostly due to the defect state creation in the a-Si:H active layer near the interface 
[48]. In the following sections, I review the charge trapping and defect state creation models 
and discuss the kinetics of charge trapping due to a positive gate voltage for the mono-






3.2.1 Defect State Creation Mechanism 
 
In this section, I present the supporting evidence for the increase in the density of the 
dangling bond defect states within a-Si:H. Then, I review the defect pool model [54] to 
describe the creation and removal of the states at different energies inside the band gap of the 
a-Si [54] due to the application of bias stress. The roles of H atoms [55] and band tail carriers 
[56] in the metastable defect formation are also discussed. Finally, the kinetics of defect state 
creation and the stretched exponential behaviour of the threshold voltage shift is explained by 
the dispersive diffusion of the H atoms in the a-Si:H network [51][55]. 
 
 
3.2.1.1 Creation of Extra Defect States in a-Si:H due to Bias Stress 
 
Evidence of the creation of extra defect states in a-Si:H came from the photo-induced charge 
emission of TFTs biased into depletion after a period of positive bias stress [49]. The 
experimental procedure is as follows. First, a gate field is applied to a source-drain connected 
transistor for a period of time, tg. During this time, the source and drain contacts inject 
electrons through the a-Si:H layer toward the SiN interface. After a delay time td from the 
termination of the gate field, the sample is briefly illuminated, yielding a discharge current 
flow through the source and drain contacts. The total emitted charge over time is not in a 
simple exponential form of an RC discharge and exhibits dispersion. Possibly, this is due to a 
range of trapped-carrier-release time constant arising from a variation in the trap depth. The 















,                (3.1) 
where )/exp(),( 1 kTETE −= υτ , N(E) is the distribution of traps per unit volume per unit 
energy, and ∫= dEENNt )( .  
In (3.1), it is assumed that the illumination is sufficient to completely discharge the trap 
states. Hepburn et al. [49] have found that a Gaussian distribution of the trap states with a 
centre depth of E0 = 0.85 eV, a standard deviation of ∆E = 0.08 eV, and an attempt-to-escape 
frequency of ν = 1012 Hz gives a good fit to their experimental data. The magnitude of the 
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emitted charge also increases as tg increases. Since the emitted charge can also come from the 
tunnelling of the electrons into the dielectric during the application of the gate voltage, 
another supporting experiment is needed to reach a more definite conclusion.  
The photo-induced discharge (photo-discharge) of the electrons after the application of the 
gate voltage can be further used to distinguish between trapped electrons inside the SiN and 
the trapped electrons inside the extra defect states in the band gap of a-Si:H. In the [49], the 
gate voltage was applied for a considerably long time (tg = 24 hours), followed by the 
discharge of all trapped charges by a sufficiently lengthy pulse of illumination. Then, the 
transistor was annealed at a certain temperature for a period of time, tann. This is followed by 
the application of a very short pulse voltage to the gate (tg  = 1s), and second illumination to 
discharge the trapped electrons. The secondary discharge pulse has a considerable greater 
amplitude than those observed when a fresh or annealed sample is subjected to a single 
charge-discharge cycle with tg  = 1s.  The annealing of the samples at 450K for 30 minutes 
recovers the original response of the transistor to the applied gate field. 
Fig. 3.6 depicts the secondary photo-discharge response as a function of tann. The decay of 
the charge is very slow at room temperature but increases at higher temperatures with an 
activation energy of 1.5 eV. 




























Fig. 3.6 Secondary photo-discharge response versus annealing time [49]. 
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Observation of the enhanced secondary discharge pulse, and the fact that release and 
annealing processes have two different activation energies, 0.85 eV and 1.5 eV, respectively, 
suggest that the trapping and detrapping of electrons to and from the dielectric cannot be the 
only mechanism involved in the observed photo-discharge phenomenon. The creation of 
metastable dangling-bond states within the a-Si:H close to the dielectric interface is 
consistent with the experimental data. Moreover, the annealing rate of the dangling-bond 
states responsible for the Staebler-Wronski effect [18], exhibits activation energies of 
approximately 1.5 eV, similar to those of the annealing activation energy of the defect states 
observed in the photo-discharge experiment. This also supports the idea of the creation of the 
extra defect states due to the application of the gate bias stress.  
 
 
3.2.1.2 Defect Pool Model 
 
There are two distinct mechanisms responsible for the threshold voltage shift of a-Si:H TFTs: 
charge trapping in the SiN dielectric and the creation of extra defect states in the a-Si:H layer 
close to the SiN gate dielectric interface. The defect pool model [54] proposed in 1992, 
presents a unifying description for the creation and removal of the states at different energies 
in the band gap. Based on this model, the creation of the states in the upper part of the band 
gap (above the zero-bias position of the Fermi energy level) leads to a positive shift of the 
electron threshold voltage, an increase of the electron subthreshold slope, and a negative shift 
of the hole threshold voltage, but it does not affect the hole subthreshold slope. On the other 
hand, creation of the states in the lower part of the band gap causes the electron threshold 
voltage to move to a higher positive voltages, and the hole threshold voltage to more negative 
values. It also increases the hole subthreshold slope, but does not affect the electron 
subthreshold slope. The electron and hole threshold voltages or subthreshold slopes refer to 
the corresponding parameters, when the TFT operates as an n-channel or p-channel device, 
respectively. Figs 3.2 and 3.3 clearly show a positive threshold voltage shift and no change in 
the subthreshold slope for the n-channel operation of TFTs, supporting the idea of the 
creation of the states in the lower part of the band gap. 
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Using the field effect method, Powel et al. [57] have calculated the energy-dependent DOS of 
a-Si:H throughout the band gap from the transfer characteristics for oxide gate transistors. 
Since the number of trap states is much smaller in silicon oxide (~1014 cm-3) than in SiN 
(~1018 - 1019 cm-3), to get rid of the effect of the charge trapping into the gate dielectric, 
transistors with silicon oxide as the gate dielectric have been used for bias stress tests in [54].  
The calculated DOS for oxide transistors is depicted in Fig. 3.7. The results indicate that for 
low positive biases, the state creation in the lower part of the band gap is the dominant 
mechanism, whereas at low negative biases states are created in the upper part of the band 
gap. For SiN gate TFTs, the removal of the states from the lower part of the band gap due to 
low negative gate voltages has been also proposed [54], complicating the presumed 
instability mechanisms of SiN gate TFTs even more. For a SiN gate transistor as presented in 
the next chapter, even at low positive bias stresses, the charge trapping is not negligible. 
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Fig. 3.7 Calculated density of states (DOS) before (solid line), after positive (chain line), 
and after negative (dashed line) bias stress for an oxide gate transistor [54]. 
 
The physics of state creation and removal processes, proposed by Street et al. [58], are based 
on breaking the weak Si-Si bonds to form a Si dangling bond. The weak bond state can be 
converted to a dangling bond by the following reactions: 
 −→+ 3
0
4 SieSi                    (3.2) 
 +→+ 3
0
4 SihSi .                  (3.3) 
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The first reaction (3.2) happens under electron accumulation and the resulting dangling bond 
is negatively charged, called a −D  defect. Under hole accumulation, the second reaction 
(3.3) takes place in which the created dangling bond is positively charged and labeled as +D . 
A defect state can also be formed as a neutral defect 0D , which is the result of breaking a 
weak Si-Si bond without interacting with an electron or a hole. The energy of the defect state 
depends on the charge state of the defect, its formation energy, and the position of the Fermi 
level. When a −D  state is formed, its formation energy is reduced by the energy released 
from falling of a quasi-Fermi level electron to the defect state.  Similarly, the fall an electron 
from a +D  defect energy level to the quasi-Fermi level, reduces the formation energy of that 
defect state. The difference in the formation energy of a defect formed as a −D  or +D  state 
at energy E* for a certain quasi-Fermi energy level EF is given by 
 UEEDEDE Fformform −−=−
−+ )(2)()( * ,               (3.4) 
where U is the correlation energy, and E* is the defect energy when it is singly occupied, i.e., 
the +/0 transition energy. 
In [58], the formation energy of a neutral defect is defined as the one-electron energy 
difference between the valence band state and dangling bond,     
 )()( *0 VBform EEDE −= ,                 (3.5) 
where Eform(D0 ) is the formation energy of the neutral defect at E*, and EVB is the valence 
band energy. 
By using (3.5), the formation energies of the charged defects are expressed as [54] 
 VBFform EEDE −=
+ )(                  (3.6) 
 VBFform EUEEDE −+−=
− *2)( .                (3.7) 
If a pool of potential defects P(E) is assumed, which is the distribution of energies at which a 
defect can be formed, the density of created defects D(E) at the equilibration temperature T*  
is given by the product of P(E) and the probability of the defect formation at energy E. 
Therefore, 
 )/exp()()( *kTEEPED form−= .                (3.8) 
There are separate contributions to D(E) from the −D  and +D  states. If a Gaussian 
distribution is assumed for P(E), since the formation energy of the −D  states depends on the 
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energy of the defect, D(E) for the −D  states becomes another Gaussian with the same width 
σ  as P(E) but the peak is shifted by 
UkTE −=∆ *2 /2σ                   (3.9) 
from the peak in P(E). 
The D(E) for +D  is also Gaussian with the same width and peak as that of P(E). This is due 
to the fact that the formation energy of the +D  states does not depend on the defect energy. 
If the weak-bond energy is attributed to the exponentially distributed valence band tail states, 
(3.8) is replaced by an integral over the tail states and the Boltzmann factor, 
)/exp( *kTE form− , is replaced by the Fermi-Dirac-like distribution function. In the case of E0 
> kT*, where E0 is the characteristic energy of the valence band tail states, expressions 
similar to (3.8) and (3.9) result with kT* replaced by E0. 
Fig. 3.8 represents the calculated DOS for intrinsic a-Si:H [54]. eD , hD , and 0D  represent 
the states initially formed as −D , +D , and 0D , respectively. Each eD , hD , and 0D  state has 
+/0 and 0/- transition energies, which is the position of the single and double- occupancy 
levels, separated by U. For example, −eD , 
0
eD , and 
+
eD  are different charge states of eD  
defects. The 0eD  and 
+
eD  defects are initially formed as 
−
eD , but lose one or two electrons, 



























Fig. 3.8 Calculated density of states (DOS) in a-Si:H. De, Dh, and D0 states and their 
corresponding +/0 and 0/- transitions are shown; the valence and conduction band tails 
are also indicated [54]. 
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Based on (3.6) and (3.7), lowering EF decreases the formation energy of the hD  states and 
increases the corresponding value for the eD  states. This leads to an exponential increase in 
the density of the hD  states and an exponential decrease in the density of the eD  states. 
Raising EF does not affect the energy position of the eD  and the hD  states, but the majority 
of the defect states change from hD  to eD .  
In summary, this model gives the energy position of the dangling bonds created by positive 
and negative bias stresses. A positive bias stress increases the Fermi energy that leads to the 
formation of defect states in the lower part of the band-gap, whereas a negative bias stress 
results in the formation of defects in the upper part of the band-gap. 
 
 
3.2.1.3 Role of Hydrogen Atoms and Band-tail Carriers in the Formation 
of Metastable Defects 
 
The breaking of weak Si-Si bonds is the most accepted model that has been developed to 
explain the defect creation process due to the shift in the Fermi level of a-Si:H [58][59]. 
After a weak Si-Si bond is broken, the new Si dangling bonds must be stabilized; otherwise, 
two adjacent Si dangling bonds form another Si-Si bond. It has been proposed that some H 
motion is involved in the kinetics and stabilization of the metastable defects [55][60]. The 
basic model suggests that H, which is bonded to Si, is either released interstitially with 
subsequent trapping or changes position from one Si atom to another to create and anneal the 
dangling bonds. The idea behind this model, called the diffusion-mediated metastable 
changes [56], is that there are certain configurations in the Si network which can produce 
defects, when an H atom diffuses to that particular position. Consequently, the time 
dependence of the defect creation process is determined by the diffusion of the H atoms 
towards these defect formation sites. For this happens, the H atom must leave the Si-H bond 
to occupy a transport state before bonding to another Si-H bond. This H transport state can be 
an unbonded H-interstitial state, a state in which two H atoms are paired or a state in which 
the H atom is partially attached to the Si atom before bonding to another Si atom.  
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The supporting evidence for the involvement of H in the metastable changes of a-Si:H comes 
from a number of observations [60-65]. First, all the metastable changes anneal at 
temperatures between 150º and 230ºC. It is known that at these temperatures, H diffuses 
quite rapidly through the network [61][62]. Secondly, an annealing temperature, grater than 
420ºC, is required to reduce the large spin densities found in the unhydrogenated material. 
Also, only crystallization temperatures higher than 600ºC reduce the defect density to a level 
found in a-Si:H [63]. Thirdly, the motion of an H atom provides a mechanism for stabilizing 
the metastable defects against recombination, since the H is mobile and not constrained by 
more than one bond. Furthermore, H diffusion has been found to be dispersive; that is, it 
exhibits a time-dependent diffusion coefficient similar to the carrier transport in a-Si [62]. 
This dispersive H motion accounts for the stretched exponential decay of the excess carriers 
in doped a-Si [60], the annealing of light induced defects [64], and the carrier-induced 
creation of defects [65].  
The role of the band tail carriers in the process of the creation of dangling bonds is also 
significant. Experimental results reveal that increasing the carrier density increases the rate at 
which H atoms hop; in other words, increases the diffusion rate of H atoms [62]. It means 
that the carriers enhance the rate at which H atoms excite from the bond state to the transport 
state. As it was discussed before, the formation energies of charged defects are given by (3.6) 
and (3.7). Based on these equations, the position of the Fermi level can affect the H hopping 
rate. When the carrier density is high (EF is either close to the conduction band edge or the 
valence band edge), the energy needed to excite the H atoms into transport states, the 
hopping energy barrier, is lowered by the energy released from the falling of an electron into 
or from the dangling bond as the Si-H bond breaks. 
The number of band-tail electrons per unit volume nBT is related to the Fermi level by the 
following equation: 
 )/)(exp( kTEENn FCcBT −−= ,              (3.10) 
where EC is the conduction band edge, and NC is the number of states per unit volume within 
kT of EC. Since the hopping rate exponentially increases with lowering the energy barrier, 
this lowering of the energy barrier for hopping is equivalent to a hopping rate proportional to 
nBT [56].   
 37
Finally, the non-exponential (the stretched-exponential which is discussed in the next 
section) behaviour of the defect creation and annealing has important consequences. The 
stretched-exponential suggests that there is an approximately exponential energy barrier for 
the creation and annealing processes. This exponential distribution of energy barriers is not 
surprising and seems to be the general effect of disorder on the energy level in a-Si (for 
example, the exponential distribution of band tails). In the next section, the kinetics of defect 
state creation is discussed by using the aforementioned model. 
 
 
3.2.1.4 Kinetics of Defect State Creation 
 
The kinetics of defect creation can be explained by the hydrogen-diffusion-mediated 
equilibration of the Si weak bonds with the defects and band-tail carriers. For a weak Si-Si 
bond to break and become stabilized, the weak bond must be occupied by an electron, and a 
H atom must diffuse to the site. The rate of creation is proportional to the density of the weak 
bonds NWB which is a subset of the tail states, the occupancy of weak bond site by band tail 
carriers, and the diffusion coefficient of H [51]. 
In the theory of multiple trapping for trap-limited band transport with the exponential 
distribution of trap energies, the dispersive diffusion coefficient is given by [66] 
 αω −= )()( 00 tDtD ,                (3.11)
 
where D00 is the microscopic diffusion, ω is the H attempt frequency, and α is the 
temperature-dependent dispersion parameter which is given by α= 1 - β = 1 – T/T0. The 
characteristic energy of the exponential distribution of the trapping sites is assumed to be kT0. 
Therefore, the rate of change in the density of the dangling bonds
dt
Nd db∆  due to positive bias 











db .              (3.12) 
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n  represents the occupancy of weak bond sites by band tail 
electrons, where NBT is the density of the band tail states, and nBT is the density of the band 
tail electrons. 
The density of the band tail electrons can be expressed in terms of the threshold voltage and 
gate-source bias stress of the transistor as follows: 
 DTGSiBT lVVCn /)( −= ,               (3.13) 
where Ci is the dielectric gate capacitance of the transistor per unit area and lD is the 
thickness of accumulation region, assumed to be approximately 2nm [67]. 
Assuming Ci is constant, the change in the density of the dangling bond defect states is 
related to the threshold voltage shift of the TFT by the following equation: 
 dbTi NqVC ∆=∆ .                (3.14) 
Substituting (3.13) and (3.14) into (3.12) and solving the subsequent equation, results in the 


























tVVtV TGST exp1)()( 0 ,             (3.15) 
where VT0 is the initial threshold voltage of the TFT.  
In (3.15), it is essential to note that the time origin of the threshold voltage shift is the 
moment when the carrier concentration is shifted from its equilibrium value and not from the 
deposition time or another time reference point. The term τ capsulates the effects of the 
density of weak bonds, the density of the band tail states, and the diffusion coefficient of H. 
 )/exp(0 kTEτττ = ,                (3.16) 
















τ .               (3.17) 






tVVtV TGST )()( 0 .               (3.18) 
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The published values for β, T0, τ0, and Eτ by different researchers for a-Si:H TFTs are 
summarized in Table (3.1); the variation of reported values may arise from different 
processes conditions used to fabricate the TFT by different groups. 
 
Table 3.1 Published values in the literature for β, T0, τ0, and Eτ 
 β T0 (K) τ0 (s) Eτ (eV) 
Kakalios et al. [60] .45±.05 at room temp. 600 2×10-10 .95 
Powell et al. [51] .45 (313K) - .65 (373K) - - .9 
Jackson et al. [55] .56 (320K) - .67 (380K) - 6×10-10 .95 
Libsch et al. [50] .254±0.006 (295K) 
KT 229*0 = , 
β0 = 1.04 (T<80ºC) 
3.19×10-12 1.17 
 
In the reported values for β and T0 by Libsch et al., β is related to the temperature by  
0
*
0/ ββ −= TT  rather than 0/TT=β . In that model, which will be discussed later, the 
threshold voltage shift is caused by charge trapping in the SiN gate dielectric, not because of 
the defect state creation in the a-Si:H active layer. 
If the charge trapping in the SiN is negligible, the experimental result in Fig. 3.4 can be used 
to extract the β and τ values at different voltages. The TFT used for bias stress test has an 
initial threshold voltage of VT0 = 1V and an aspect ration (W/L) of 500/100µm. After each 
bias stress test, the transistor is annealed at 180°C for 1 hour and cooled down to room 
temperature (293K) at a rate of approximately 1 °C/min. The annealing process retrieves the 
threshold voltage of TFT within 50mV of its original value. A bias stress test has also been 
conducted on another sample fabricated using MP5 process (appendix A) with an aspect ratio 
of 200/200µm and VT0 = 4V, resulting in similar value for β and τ. The β value for the TFT 
with the initial threshold voltage of 1V increases with the applied bias stress voltage from 
0.20 to 0.29 which may be due to the effect of charge trapping in the gate dielectric. On the 
contrary, τ decreases when we increase the stress voltage. For a 10V stress voltage, τ takes 
the value of 2.1×1010 s which decreases to 7.3×107 s for a 50V stress voltage. The decrease in 
the value of τ, by increasing the stress voltage may be due to the effect of the band tail 
electrons and lowering the hopping barrier for the H atoms [56] or to the increase in the 
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charge trapping rate in the SiN gate dielectric. Table (3.2) summarizes the extracted values 
for β and τ at different bias stress voltages for a TFT with W/L = 500/100µm and VDS =0V 
during the application of stress gate voltage. 
 
Table 3.2 Extracted β and τ for a TFT with an initial threshold voltage of VT0 = 1V and 
an aspect ration (W/L) of 500/100µm 
VST (V) 10 15 20 25 35 50 
β 0.2 0.23 0.26 0.27 0.29 0.28 
τ (s) 2.1×1010 2.5×109 6.8×108 3.6×108 9.3×107 7.3×107 
 
The values of β and τ are impacted by the details of the fabrication process and the deposition 
conditions of the different layers in the a-Si:H TFT. For example, the extracted values for a 
fabricated TFT with a different fabrication process, W/L = 1000/23µm, gate stress voltage of 
20V and VT0 = 0 V, are β = 0.38, and τ = 5.9×106 s, respectively.  
The main difference between the results presented in Tables (3.2) and (3.1) is the kinetics of 
the instability of TFT. For instance, a bias stress test of 20V for 1.2×104 s, performed in [55] 
caused, approximately, 4V shift in the threshold voltage, but the total threshold voltage shift 
of the TFTs used in this work are less than 1V for the same stress time. This can be due to the 
difference in the fabrication process of TFT and material quality of various layers. Hence, for 
these small threshold voltage shifts, the effect of charge trapping in SiN may not be 
negligible, and significantly affects the threshold voltage shift behaviour of TFTs examined 
in this work.  
 
 
3.2.2 Charge Trapping in the SiN Gate Dielectric 
  
Charge trapping in the gate dielectric is an alternative mechanism for threshold voltage shift, 
particularly for a-Si:H TFTs with SiN as the gate dielectric due to prolonged application of 
bias stress. When a positive voltage is applied to the gate terminal, the electrons located at 
the a-Si:H/SiN interface inject into trap states, which are usually Si dangling bonds, in the 
bandgap of the SiN. The trapping of carriers into the gate dielectric does not affect the 
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subthreshold slope of the TFT. This is also supported by Fig. 3.3. Powel et al. [48] has 
proposed that charge trapping is the mechanism responsible for the threshold voltage shift of 
a transistor at high stress voltages. In Fig. 3.9, the threshold voltage shift over time for 


































Fig. 3.9 Threshold voltage shift versus time for different stress voltages plotted on (a) a 
linear scale and (b) a logarithmic scale [51]. 
 
It is evident in Fig. 3.9 that for high stress voltages such as 100V, the threshold voltage shift 
has a logarithmic time dependence (see Fig. 3.9 (a)). Since the charge trapping in the gate 
dielectric is logarithmic in time [47], )/1log( 0ttrV dT +∝∆ , it can be concluded that the 
principal instability mechanism must be charge trapping in the SiN gate dielectric.  At low 
stress voltages and short time periods, the threshold voltage shift is given by a line in the log-
log scale in Fig. 3.9 (b), and therefore has a power law time dependence (3.18). Thus, at low 
bias stresses, state creation is the dominant mechanism for the threshold voltage shift of a 
TFT. 
In addition, the threshold voltage shift of a TFT depends on the SiN composition [48]. Powel 
et al. report that TV∆  increases slowly at low bias voltages, but above some critical value VGC 
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of the bias, TV∆  increases more rapidly. This critical voltage value depends on the 
composition of the SiN and increases with the band gap of the SiN gate dielectric. For 
silicon-rich SiN which has a small bandgap, VGC can be as small as 15-20V, and charge 
trapping may be the main instability mechanism at low bias voltages. 
Libsch et al. [50] has devised a model that is based on charge trapping in SiN. Here, the 
stretched exponential behaviour of TV∆  is explained by a multiple trapping model. The 
injected carriers from the channel first thermalize in the localized band tail states of the a-
Si:H/a-SiNx:H interface and in the a-SiNx:H layer close to the interface, and then move to the 
deeper energies in the a-SiNx:H at longer stress times, larger stress voltages, or higher 
temperatures. The power parameter of the stretched exponential is modelled by 
0
*
0/ ββ −= TT  for stress temperatures lower than 80ºC, and is temperature independent for 
temperatures higher than 80ºC. Although this model explains the time dependent behaviour 
of TV∆ , it is not consistent with the results of the bias stress test conducted on ambipolar 
transistors [52][53]. 
In the following sections, the kinetics of charge trapping in the mono-energetic level and the 
Gaussian distribution of traps in SiN are modelled. The threshold voltage shift of the TFT, 
due to charge trapping in both mono-energetic level and Gaussian distribution of SiN traps, is 
approximated by the suitable logarithmic functions of time.  
 
 
3.2.2.1 Kinetics of Charge Trapping with Mono-Energetic Level of Traps 
in SiN Gate Dielectric 
 
The energy-band diagram of the a-Si:H TFT near the interface of the a-Si:H/a-SiNX:H far 
away from the source and drain terminals for zero and positive applied gate voltages, are 
shown in Fig. 3.10. It is assumed that the bulk of the a-Si:H has a potential of zero, and there 


























Fig. 3.10 Energy-band diagram of the a-Si:H TFT near the gate dielectric interface for 
(a) VGS = 0 and (b) VGS = VST. 
 
In Fig. 3.10, a simplified mono-energetic level of traps, which is not a function of the 
position x, is assumed inside the SiN gate dielectric. It is believed that these trap states are Si 
dangling bonds which are formed during the deposition of the SiN layer [68]. 
When the gate voltage is zero, as in Fig. 3.10 (a), it is obvious that if an electron were to 
tunnels into a trap state inside the SiN, due to the presence of an empty state above the Fermi 
level (conduction tail states) the electron will tunnel back to the a-Si:H. When the gate 
voltage is not zero, the trap level is bent throughout the gate dielectric. In this situation, if an 
electron tunnels into a SiN trap state distant x0 (the position, where ET crosses the Fermi level 
in the a-Si:H) from the interface, the probability for that electron  to return to the a-Si:H is 
very small due to the small number of empty states with energies lower than the Fermi level 
of a-Si:H. 
A number of charge trapping mechanisms is possible in the presence of a positive gate 
voltage [47]; namely the Fowler-Nordheim injection, direct tunnelling from the valence 
band, trap assisted injection, direct or phonon-assisted tunneling from the conduction band, 
and tunnelling from the filled states in a-Si:H [69]. The first three mechanisms can be 
ignored, since they usually take place in relatively high electric fields. The last two 
mechanisms result in a similar equation for the kinetics of charge trapping in SiN and are 
discussed in this chapter. 
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To model the time dependence of charge trapping in SiN, the same methodology that is 
employed by Koelmans et al. is used here [69]. 
 
(1) The assumed mono-energetic trap level has a total density of Ntr which is position 
independent and placed EC - ET below conduction band of SiN. 
(2) The kinetics of charge trapping and de-trapping into and from the states located inside 
the SiN is given by a Shockley-Read-Hall-like recombination equation. 
(3) The trapped electrons in the conduction band tail of the a-Si:H are injected into the 
SiN gate dielectric.  
(4) The tunneling mechanism is accounted for by assuming a capture cross-section S(x) 
which exponentially decreases with the increased distance from the interface, so that 
  )exp()( 0 axSxS −= .               (3.19)  














,              (3.20)  
 where m* , Et, F, and h are the effective tunnelling mass of the electron, barrier 




respectively. For the calculation of a in this thesis, it is assumed that m* = 0.6me [71], 
where me is the rest mass of an electron. 
(5)  The threshold voltage shift is also assumed to be negligible, compared to the applied 
gate voltage; and the band bending inside the SiN is not affected by the injected 
electrons. 
(6) At room temperature, the redistribution of the trapped electrons inside the SiN after 
the injection from the a-Si:H is ignored; that is after an electron tunnels into a trap 
inside SiN, the electron will not tunnel into the adjacent empty traps during the 
experiment. 
 









tr −−= ,           (3.21) 
where nt is the density of trapped electrons in the conduction band-tail of a-Si:H at the 
interface, ntr(x,t) is the concentration of the filled SiN traps, v  is the thermal velocity of the 
electrons, and nempty(x) is the concentration of empty states that correspond to the trapped 
states located at distant x from the interface. 
In (3.21), the first and second terms inside the bracket are, respectively, proportional to the 
rate at which the traps are being filled and emptied. 













=ψ ,               (3.22) 
where q is the elementary charge, Vnt is the characteristic slope of the conduction band-tail, Ei 
is the intrinsic Fermi level of the a-Si:H, Nti is the density of the trapped electrons when  EF = 
Ei, and nt is the density of the trapped electrons at the interface [43]. nt can be alternatively 
calculated from the applied gate voltage, and for the case of zero source and drain voltages,  









= .                 (3.23) 
Here, Ci is the gate capacitance per unit area, ε is the a-Si:H dielectric constant, Vth is the 
thermal voltage, α is defined by (2.8), and Vi is the potential drop across the gate dielectric 
which is given by the difference between the gate voltage and threshold voltage of the TFT, 
VG - VT. 














exp)( .              (3.24) 
Here, EF is the quasi-Fermi level of the a-Si:H, and ET(x) represents the energy of the traps 
located at position x from the interface.  
ET(x) can be expressed in terms of the quasi-Fermi level of a-Si:H, the zero bias energy level 
of the traps ET, the applied gate voltage, the threshold voltage of the TFT, and the gate 

























= .              (3.26) 
By using (3.21)-(3.26), an analytical solution is found for the density of the trapped electrons 
inside the SiN.  







=++ .           (3.27) 
Since the elements of (3.27) are time independent, except for ntr, the density of the trapped 
electrons at time t and distance x from the interface is given by 








=  .          (3.28) 
The integration of ntr(x,t) at time t, with respect to x over the dielectric thickness, gives the 
total number of trapped electrons inside the SiN. As a result, the threshold voltage shift of the 
TFT, caused by the injected electrons inside the SiN at time t, ∆VT(t)trap, are expressed in 











),()(                (3.29) 
The integration of (3.29) can be simplified in order to find an approximate closed form 
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For a long t, the xmax(t) increases and the exponential term inside the logarithm can be 
ignored so that 
 ]ln[1)( 0max tnvSa
tx t= .               (3.32) 
From (3.30), it is evident that for x, smaller than x0 and larger than xmax(t), the density of the 
trapped electrons inside the SiN decreases exponentially. 
Fig. (3.11) exhibits the concentration of the trapped electrons in the SiN as a function of the 
distance from the interface after 3.5 hours of a 35V bias stress. Ntr and the energy position of 
the trap levels are revealed by using the threshold voltage relaxation results which are 
discussed in Chapter 4. The capture cross-section of the traps S0 is assumed to be 1×10-17 cm2 
which is in the range of the values employed in the literature [69][70][72]. 





















Fig. 3.11 Calculated trapped electron concentration in SiN as a function of the distance 
from the a-Si:H/a-SiNx:H interface after 3.5 hours of a 35V bias stress using the 
threshold voltage relaxation results of Chapter 4. 
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For lengthy stress times when xmax(t) is larger than x0, the trapped charge inside the traps, 
closer than x0 and farther than xmax(t) from the interface, can be ignored, but not that of 








.              (3.33) 






=                 (3.34) 
and by substituting (3.32), (3.33), and (3.34) into (3.29), the threshold voltage shift of the 









trapT ≈∆                (3.35) 
Based on (3.35), threshold voltage shift of a transistor, caused by the charge injection in the 
gate dielectric, demonstrates a logarithmic time-dependence. Since the charge trapping and 
defect state creation occur simultaneously during the bias stress, the experimental results for 
the threshold voltage shift cannot be used to extract Ntr and t0. The threshold voltage 
relaxation experiment (discussed in Chapter 4) is employed to extract the different 
parameters.  For example, t0 for a 35V bias stress is calculated to be approximately 28 ms. Ntr 
and Et, for the equivalent mono-energetic trap level of SiN (the mono-energetic trap level 
which gives a result close to the threshold voltage relaxation result (Chapter 4, Fig. 4.13) 
achieved by using the realistic distribution of traps inside the dielectric) for VGS = VST = 35V 
are 2.3×1018 cm-3 and 0.21 eV, respectively. Furthermore, this supports the assumption of the 
localization of the injected electrons inside trap level of SiN during the application of bias 
stress. The value of xmax(t) after 3.5 hours of a 35V bias stress (Fig. 3.11) is calculated to be 
30.5 Å, and the average distance between two traps in SiN is calculated to be 75.7 Å using 
Ntr. From a simple calculation, the time needed for the trap to trap tunnelling is in the order 
of 1025 s which is much longer than the period of the bias stress test experiment.   
In the above discussion, the injection of free electrons (conduction band electrons) into the 
trap states in SiN has been ignored. It is also possible for the free electrons to be trapped 
inside the dielectric. In fact, the tunnelling parameter a (decay parameter) is smaller for the 
free electrons, since the barrier height is slightly shorter than that of the trapped electrons 
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located at the Fermi level of a-Si:H. This reduction in the barrier height is due to the higher 
energy of the free electrons by approximately 0.2-0.3eV, depending on the applied gate bias. 
The tunnelling rate can also be higher for free electrons which can be modelled by a larger 
capture cross-section. This may occur due to the localization of the electrons at the band tail 
of the a-Si:H which reduces the tunnelling probability of the trapped electrons, compared to 
that of free electrons. 
The effect of the band tail carriers is included in (3.21) by adding an additional term which 







tr −−+= η ,          (3.36) 
where nfree is the number of free electrons and η is a dimensionless parameter taking into 
account the effect of the higher tunnelling rate of the free electrons. Also, it is noteworthy for 
(3.36), the decay parameter has been assumed to be equal for both the free and trapped 
electrons. This is a reasonable assumption, since the barrier height in equation (3.20) is 
roughly 2eV, and a 0.2-0.3eV decrease in the barrier height does not significantly affect a. 
By using (3.22) and (3.23), the position of the quasi-Fermi level, and as a result, the density 









exp ,               (3.37)  
where NC is the concentration of electrons when EF = EC, k is the Boltzmanns constant, and T 
is the temperature. Substituting the typical values of 1019 cm-3 and 6×1013 cm-3 for NC and Nti, 
respectively [43], and the extracted value of 30 meV for Vnt into (3.27) and (3.23) yields 
5.2×1019 cm-3 of trapped electrons and 2.6×1015 cm-3 of free electrons at VGS = 35V for the 
TFT with the dielectric thickness of 300nm. Since the density of the free electrons is four to 
five orders of magnitudes smaller than nt, the effect of the free electrons can be neglected in 
(3.36). However, it is possible to find Ntr and the corresponding Et to achieve the same 
charge trapping result from either the trapped electrons or free electrons. This is due to the 
fact that neglecting the effect of either nfree or nt does not affect the nature of (3.36), but only 
changes the extracted values for the density and energy level of the SiN traps. Although, the 
tunnelling phenomenon most likely occur from both free and trapped electrons; the effect of 
the trapped electrons may be more pronounced because of the larger density of the trapped 
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electrons. The next Sections discuss the effect of the Gaussian distribution of the traps inside 
the SiN for charge trapping, and the resulting threshold voltage shift of the transistor.  
 
 
3.2.2.2 Kinetics of Charge Trapping with Gaussian Distribution of Traps in 
SiN Gate Dielectric 
 
The density of gap states in a-SiNx:H has been calculated by Robertson et al. [68]. A 
schematic energy distribution of the SiN gap states is depicted in Fig. 3.12 based on 
calculated energy level of the principal traps: Si (≡Si) and N (=N) dangling bonds, ≡SiH, 
=NH, and ≡Si-Si≡ defects [68]. The following conclusion is summarized in [68]. ≡SiH and 
=NH give states which lie outside the gap. The bonding states of ≡Si-Si≡ defects lie 0.1 eV 
above the valence band, and its antibonding state is in the conduction band. Neutral Si 
dangling bonds produce gap states with the DOS peak near the midgap. The neutral N 
dangling bonds produce gap states which peak at the valence band maximum. Since the Si 
dangling bonds outnumber =N centres, the latter are doubly occupied and negatively charged, 
some of the ≡Si centres are empty and positive, and others are singly occupied and neutral. 
Therefore, the position of the Fermi level lies within the ≡Si centres. The density of the 
dangling bonds depends on the deposition conditions and changes from approximately 1017 
to 1019 cm-3 for plasma and chemical vapor deposited films, respectively. 
1016 1018 10221020 1016 1018 10221020
CVD PD





















Fig. 3.12 Proposed density of the gap state for CVD and PD deposited a-SiNx:H [68]. 
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The charge trapping in the gate dielectric at different stress voltages can be explained by 
using a position independent Gaussian distribution of the SiN traps throughout the gate 
dielectric with a peak of Ntrm at the mean value of Etm above the Fermi level and a standard 












trmtr eNEN .               (3.38) 
N'tr(E) gives the density of the traps per unit energy at an energy level E above the Fermi 







,         (3.39) 
where n'tr(x,E,t) is the concentration of the filled traps per unit energy at time t located at x 
and the energy level E above the quasi-Fermi level of SiN. nempty(x,E) is the concentration of 
the empty states in the a-Si:H corresponding to the traps at an energy E and a distance x, S(x) 
is the position dependent capture cross-section of the trap states, and v  is the thermal 
velocity of the electrons. In writing (3.39), the effect of the free electrons, due to their small 
concentration compared to the band tail trapped electrons nt has been ignored.  
The solution of (3.39) is 
















































= .              (3.43) 
In the above equations, d is the dielectric thickness, EF is the quasi-Fermi level of the a-Si:H, 
VG is the gate bias, and VT is the threshold voltage of the TFT. 
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The threshold voltage shift of a TFT at time t, ∆VT(t)trap, can be calculated by integrating the 
















),,()( .             (3.44) 
Here, Ci represents the gate dielectric capacitance per unit area, EF is the Fermi level of SiN 
and EC is the SiN conduction band edge. 
The profile of the trapped electrons in the SiN, as a function of the distance from the 
interface after 100, and 104 seconds of 15V and 35V bias stresses are exhibited in Fig. 3.13. 
Ntrm, Etm, and σ are discovered to be 1.0×1019 eV-1cm-3, 0.25 eV, and 0.21 eV, respectively, 
by using the threshold voltage relaxation results of Chapter 4.  
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Fig. 3.13 Concentration of trapped electrons in SiN as a function of the distance from a-
Si:H interface and energy level of trap states after 100 and 104 s of 15 and 35V stresses. 
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Fig. (3.13) confirms that by increasing the stress voltage, the carriers can trap in higher 
energy-level SiN traps. The effect of the longer stress times is the trapping of the electrons in 
farther states from interface and is the increasing of xmax(t). From (3.32), it is easy to find out 
that for long stress times, xmax(t) becomes virtually independent of the energy level of the 
traps and is mostly affected by the bias stress time (compare Fig. 3.13 (a) with (c), and (b) 
with (d)). 
Equation (3.29) is simplified by the method described in the last section. The total charge per 






































== .          (3.46) 
Here, VG, VT, d, S0, v , nt, EF, a, and N'tr(E) are the gate stress voltage, threshold voltage of a 
TFT, dielectric thickness, capture cross-section at the interface, thermal velocity of electrons, 
concentration of trapped band tail electrons at the interface, quasi Fermi level of a-Si:H, 
tunnelling parameter, and concentration of the trap states per unit energy at the energy level 
E above the SiN Fermi level, respectively. 
For (3.45), it is assumed that the tunnelling parameter a is not affected significantly by 
distance. This is a reasonable assumption, if the barrier height is high and the applied field is 
small. Based on (3.20), a(x) shows only a 10% change over a 60Å distance from the 
interface. Furthermore, the applied gate voltage is much larger than the threshold voltage of a 
TFT; therefore, a change in the threshold voltage does not affect the value of VG - VT 
significantly. The integration of (3.45) over the SiN energy levels gives the threshold voltage 
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However, care must be taken in choosing the upper limit of the integral Eup(t). Since (3.45) is 
valid only when t is larger than t0(E),  it can be assumed that there is no significant trapped 









+= .              (3.48) 
Substituting (3.48) and (3.37) into (3.47) and setting EF = 0 yield 
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and 
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A(t) and B(t) are presented in Fig. (3.14) for a 15V bias stress and with trap density 





















  = 0.21 eV
VST  = 15 V
Ntrm = 1.0x10
19 cm-3

























VST  = 15 V
Ntrm = 1.0x10
19 cm-3
Etm  = 0.25 eV
  = 0.21 eV
 
Fig. 3.14 Calculated (a) A(t) and (b) B(t) using (3.50) and (3.51), respectively, for a 15V 
bias stress. 
                                                 
∗ Note that Ntrm is the peak concentration of the Gaussian distribution of traps in SiN per unit volume per eV. 
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In Fig. 3.15 plots of the threshold voltage shift of a TFT due to the charge trapping in the SiN 
by using (3.49) (dashed line), the numerical integration of (3.44) (solid line), and the 
experimental results for the total threshold voltage shift of the TFT under a 15V gate bias 















Experimental results for VST = 15 V
Calculated )(tVT∆ using (3.44)













t (s)  
Fig. 3.15 Calculated threshold voltage shift using (3.49) (dashed line) and (3.44) (solid 
line); the experimental results of ∆VT(t) due to a 15 V bias stress are also shown (open 
circles). 
 
From Fig. 3.15, it can be seen that the estimated threshold voltage shift due to the charge 
trapping in short periods of time exceeds the total threshold voltage shift which has been 
experimentally measured. This occurs because of the effect of measuring the transfer 
characteristics of the TFT in order to extract the threshold voltage shift of the transistor. 
During the ID – VGS sweep, a portion of the trapped charge is released which decreases the 
amount of the threshold voltage shift of the TFT.  In Chapter 4, it is demonstrated that the 
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amount of released charge after the termination of the bias stress depends on the Fermi level 
of the a-Si:H, and is affected by the kinetics of the defect state creation. Since the effect of 
the defect state creation and charge trapping cannot be found separately by using bias stress 
experiment, the position of the quasi Fermi level is not known during the bias stress; 
therefore, the amount of released charge is difficult to calculate during the ID – VGS sweep. 
Furthermore, the threshold voltage shift, which has been calculated by (3.49), is considerably 
smaller than the numerical integration of (3.44). This results from neglecting the effect of the 
trapped carriers closer than x0(E) or farther than xmax(t) to/from the interface in (3.47). 
However, it is obvious that the numerical results have a logarithmic time dependence which 





In this chapter, the threshold voltage shift of transistors due to bias stress has been reviewed. 
The mechanisms responsible for this shift are the defect state creation and the charge 
trapping in the SiN. To explain the energy level of the created extra defect states in the band 
gap of a-Si:H, the defect pool model has been described. Based on this model, application of 
a positive gate voltage produces extra defect states in the lower half of the band gap. The H 
atoms and band tail carriers play important roles in the kinetics of the defect state creation. 
The kinetics of defect state creation has been explained by hydrogen-diffusion-mediated 
equilibration of the Si weak bonds with defect and band tail carriers. Finally, the charge 
trapping of carriers inside the SiN has been reviewed, and the kinetics of charge trapping in 
both the mono-energetic and Gaussian distribution of traps in the SiN has been modeled by a 



















Following the termination of the gate bias stress of a a-Si:H TFT, its threshold voltage 
eventually returns to its original value. This phenomenon is called the relaxation of the 
threshold voltage. Although, the threshold voltage shift of a TFT under prolonged bias stress 
has been extensively investigated by numerous researchers, the relaxation of the threshold 
voltage has been studied only by a few authors [55][56]. An in depth study of the relaxation 
phenomenon provides additional information about the kinetics of the charge injection from 
the a-Si:H to the SiN, and the trap density of the SiN near the interface with a-Si:H. 
Moreover, this study facilitates quantitatively distinguishing between the different instability 
mechanisms of a-Si:H TFTs. In this chapter, the underlying mechanisms for the relaxation of 
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a-Si:H threshold voltage is reviewed, and the time dependence of the threshold voltage 
relaxation is modelled.  
 
 
4.1 Relaxation of Threshold Voltage after Removing the Positive Bias 
Stress 
 
To measure the threshold voltage relaxation of a TFT, after the removal of the bias stress, the 
experimental setup in Fig. (3.1) is employed. Following the positive bias stress test and by 
using Keitley SMUs, VGS and VDS were set to zero at room temperature. At certain times, 
which are shown in Fig. 4.3, the transfer characteristics (ID -VG) of the TFT were measured 
by using the Keithley SMU 236 parameter analyzer at VD = 15V for -5V ≤ VG ≤ 15V with 
0.25V step. The TFTs were fabricated using MP5 and MP6 processes explained in appendix 
A and the bias stress test was explained in Section 3.1.  
The transfer characteristics of a TFT after t = 0, 6×102 and 1.26×104 seconds of removing the 
bias stress for a sample which was under a 20V bias stress for 3.5 hours are shown in Fig 4.1. 
The TFT were fabricated using MP6 process and has an aspect ratio of W/L = 500/100 µm. It 
is obvious that the transfer characteristics shift to lower positive gate-source voltages by 
increasing the relaxation time.  










t = 0 s
t = 1.26x104 s
t = 6x102 s
W/L = 500/100    mµ
t
 
Fig. 4.1 Transfer characteristics of a TFT at different times after removing the 20V bias 
stress (the aspect ratio of TFT is W/L = 500/100 µm). 
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In order to study the effect of relaxation on the subthreshold region of operation, the transfer 
characteristics of Fig. (4.1) are plotted on a semi-logarithmic scale in Fig. 4.2. 














t = 0 s
t = 1.26x104 s
t = 6x102 s
W/L = 500/100    mµ
t
 
Fig. 4.2 I-V characteristics of a TFT plotted on a semi-logarithmic scale after t = 0, 
6×102, and 1.26×104 seconds of removing the 20V gate bias stress. 
 
In Fig. 4.2, it can be easily seen that, although the transfer characteristics are moved to lower 
gate voltages over time, the subthreshold slope (dVGS /d log10 IDS) does not change 
significantly, when the relaxation time is increased. The subthreshold slope is also studied 
after the removal of bias stresses with higher stress voltages and longer stress times. The 
subthreshold slope does not change significantly during the relaxation of the threshold 
voltage, after the bias stresses as high as 35V and the stress times more than 50 hours are 
withdrawn. 
By the extraction method described in Chapter 2.4, the threshold voltage of the TFT was 
extracted from the measured transfer characteristics. This is plotted in Fig. 4.3(a) as a 
function of time. In Fig. 4.3(b), the time dependence of the threshold voltage relaxation (∆VT 
= VT(tST)-VT(trelax)) is plotted after the removal of bias stresses such as 10, 15, 20, 25, 35, and 
50 V applied to the gate with VDS = 0 and tST = 3.5 hours (tST =1.26×104 seconds). The tested 
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transistor has a W/L = 500/100 µm and an initial threshold voltage (VT0) of 1.0 ± 0.05 V for 
each bias stress-relaxation experiment. 
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Fig. 4.3 (a) Threshold voltage shift as a function of time for different bias stresses and 
(b) relaxation of threshold voltage after 3.5 hours of bias stress at different gate 
voltages. 
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The relaxation of the threshold voltage (∆VT) of a TFT, as a function of the effective stress 
voltage (VST - VT0) after trelax = 1.26×104 seconds of the termination of bias stress is portrayed 
in Fig. 4.4. The stress time for the bias stress experiment is tST = 1.26×104 s. VT0 and VST are 
the initial threshold voltages of the TFT (~ 1.0V) and the gate stress voltage, respectively. It 
is evident in Fig. 4.4 that ∆VT almost increases with VST - VT0, somewhat linearly except at 
the highest stress voltage. 












Fig. 4.4 Threshold voltage relaxation as a function of VST - VT0 after trelax = 1.26×104 
seconds of removing the bias stress (tST = trelax). 
 
 
4.2 Mechanisms Responsible for the Relaxation of Threshold Voltage after 
Removing the Gate Bias Stress 
 
The relaxation of threshold voltage, discussed in the literature [50][56], has been attributed to 
two mechanisms: the annealing of the extra defect states in the a-Si:H layer close to the 
interface created during the application of bias stress prior to relaxation, and the de-trapping 
of the injected carriers into SiN gate dielectric. Since it is widely accepted that defect state 
creation and charge trapping in SiN occur simultaneously during the application of the gate 
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bias stress [51][52][53], the reverse phenomena must also occur concurrently after the bias 
stress is removed. A study of these phenomena indicates that the mechanisms have different 
kinetics which can be used to quantitatively distinguish between them.  
In the following sections, the kinetics of defect state annealing are reviewed and compared 
with my experimental results shown in Fig. 4.3. The time behaviour of charge de-trapping 
from filled states in the SiN is also modelled for two cases of de-trapping from the mono-
energetic level and the Gaussian distribution of traps in SiN. 
 
 
4.2.1 Defect State Annealing 
 
The defect annealing process and its kinetics can be explained by a dispersive diffusion of H 
[56]. According to the diffusion-mediated metastable changes model, when an H atom 
diffuses towards a defect, the defect can be annealed. The possible mechanisms for this are 
(1) the reverse of the reaction happens during the defect creation explained in Chapter 3; 
however, the paths of diffusion may not be the same, or (2) involvment of another H atom. 
The energy barrier or hopping rate for defect annealing is not necessarily equal to the 
corresponding value for the defect creation. This may occur because (1) the network may 
relax after defect creation; therefore, the energy barrier changes; (2) the defect annealing can 
happen by involving a different H atom with a different energy barrier; and (3) defect 
annealing and creation may occur through different diffusion paths.  
In the annealing experiments, when the bias is removed, the negatively charged defects in the 
lower half of the band-gap lose their electrons quickly, like in a fraction of a second [73]. 
The band tail carrier density drops to even smaller values than the intrinsic a-Si:H due to the 
lowering of the Fermi level by the extra defects created during the bias stress. Since nBT is 
small, the H diffusion becomes equal to the H diffusion in undoped a-Si:H. Furthermore, the 
kinetics of defect annealing is almost independent of the number of band tail electrons. This 
is because of the existence of higher density of the defect states than the number of band tail 









∆ −αω ,                (4.1) 
where Dmin is the H diffusion coefficient in undoped a-Si:H, ∆Ndb is the density of the extra 
defect states, ω is the H attempt frequency, B is the proportionality constant, α is the 
temperature-dependent dispersion parameter which is given by α = 1 - β = 1 – T/T0, and T0 is 
the characteristic temperature of the exponential distribution of the trapping sites. 
The number of extra defect states is given by 
 0)()( dbdbdb NtNtN −=∆ .                 (4.2) 
Here, Ndb0 is the equilibrium density of the defect states. 
The threshold voltage shift can be found from the change in the density of the defect states 
dbN∆ , the gate capacitance of the TFT per unit area Ci, and the elementary charge q, 
 dbTi NqVC ∆=∆ .                             (4.3) 
Substituting (4.3) into (4.1) and solving the resultant first order differential equation yields 
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τ .                 (4.6) 
Here ωτ /10 =  and )()()( STTTrelaxT tVtVtV −=∆ . 
It is expected that the defect annealing rate will be slower than the defect creation rate, since 
the number of band tail carriers are very small, and the H diffusion in a-Si:H is very slow. 
Besides, the time constant is slightly defect density dependent due to the lower annealing 
barrier in a higher-defect-density material [56]. 
The activation energy Eτ for the annealing of the defect states (the defect removal process), 
and an attempt to escape frequency τ0-1 have been reported to be 1.5 eV [74] (1.27 eV [56]), 
and in the order of 1013 Hz [74], respectively. 
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The time constants τ for the annealing and the creation (generation) mechanisms, which have 
been extracted from a least-square fit of (4.4) to the experimental data, are shown in Fig. 4.5 
[56]. 
Annealing
Ea = 1.27 eV
Generation









Fig. 4.5 τ for the annealing and creation mechanisms as a function of 1/kT [56]. 
 
In Fig. 4.5, the expected τ for the annealing at room temperature is in the order of 108 s. The 
extracted parameter for β and τ for the experimental results of Fig. 4.3(b) is given in Table 
4.1. 
 
Table 4.1 Extracted β and τ for a TFT with W/L = 500/100µm which had been under tST 
= 3.5 hours of bias stress at different stress voltages VST; ∆VT(tST) is the total threshold 
voltage shift at the end of the bias stress period. 
VST (V) 10 15 20 25 35 50 
β 0.25 0.27 0.26 0.26 0.24 0.25 
τ (s) 4.1×104 3.1×104 3.5×104 4.8×104 1.0×105 1.2×105 
∆VT(tST) (V) 0.44 0.74 1.06 1.52 2.60 4.47 
 
Table 4.1 conveys that, τ increases with the density of defect states in the material (increasing 
∆VT(tST)). Furthermore, the value of τ for the defect removal is approximately six orders of 
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magnitude smaller than the corresponding parameter for defect creation. This is not 
supported by the aforementioned model, since the H diffusion increases with the 
concentration of band tail electrons. Consequently, τ must be larger for the defect annealing 
than for the defect creation process.  
Even if the same parameters for the defect annealing as in Table 3.2 are adopted, which are 
extracted by neglecting the effect of charge trapping on the threshold voltage shift of the 
TFT, the amount of threshold voltage relaxation cannot exceed 0.02, 0.04, 0.06, 0.1, 0.2 and 
0.4 V after 3.5 hours of relaxation following the 10, 15, 20, 25, 35, and 50V bias stress 
experiments of Fig. 4.3(a), respectively. Therefore, it is concluded that the relaxation in the 
threshold voltage of a TFT, plotted in Fig 4.3(b), is not related to the defect annealing 
mechanism but mostly comes from the de-trapping the injected electrons into the SiN gate 
dielectric. This may be the result of higher stability of the a-Si:H active layer of the TFTs 
employed in this work. 
 
 
4.2.2 Charge De-trapping of the Injected Carriers into SiN 
 
The charge de-trapping or the charge back tunnelling had been proposed as a source of error 
in the experimental results of threshold voltage shift, when the bias was removed to measure 
the TFTs I-V characteristics [50].  This mechanism may also be responsible for the relaxation 
of threshold voltage shift after the bias stress is removed. Although the kinetics of the charge 
trapping in the gate dielectric has been investigated in the literature, the time dependence of 
the charge de-trapping has not been studied for the relaxation of the threshold voltage at 
room temperature.  
The relaxation results, in Fig. 4.3(b), are not consistent with the defect state creation 
mechanism (Section 4.2.1), possibly due to the charge de-trapping of the injected carriers 
into the SiN. In the next few sections, kinetics of the charge de-trapping from the mono-
energetic level and the Gaussian distributed SiN traps are modelled. The simulation results in 
both cases are in good agreement with the experimental results. Furthermore by using the 
threshold voltage relaxation results of Fig. 4.3 (b), the density of SiN traps as a function of 
the energy can be determined.    
 66
4.2.2.1 Charge De-trapping from the Mono-Energetic Level of Traps in SiN 
 
After the removal of the gate bias, the energy level of traps in the SiN which had been bent 
during the bias stress straightens, if the threshold voltage shift is small. In this situation, the 
trapped electrons, which have been energetically below the quasi-Fermi level of the a-Si 
during the bias stress, are now placed above the a-Si:H Fermi level. Since the states above 
the Fermi level of a-Si:H are empty, the injected electrons tunnel back to the a-Si:H over 
time. Fig. 4.6 illustrates the energy-band diagram of a a-Si:H TFT near the interface of a-
Si:H/a-SiNX:H away from the source and drain terminals, when the gate voltage is removed. 
It is assumed that the bulk of the a-Si:H has a potential of zero, and the band bending at the 
interface of the a-Si:H and SiN is negligible for a zero gate voltage. In Section 3.2.2.1, it was 
shown that the distribution of trapped electrons at time t after the application of bias stress 
can be approximated to be zero for x < x0 and x > xmax(t) from the interface, and will be 














Fig. 4.6 Energy-band diagram of the a-Si:H TFT near the gate dielectric interface after 
the removal of the bias stress for t = tST. 
 
The quantities x0 and xmax(t) are given by (3.26) and (3.31), respectively. The parameter x0 
depends on the applied gate voltage VG, threshold voltage VT, energy level of the traps ET, 
and the dielectric thickness d. The parameter xmax(t) is related to the density of the trapped 
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electrons in the band tail of the a-Si:H nt, thermal velocity of the electrons v , capture cross-
section of the SiN traps S0, tunnelling parameter a, and bias stress time tST.   
The kinetics of charge de-trapping can be explained by a Shockley-Read-Hall-like 
recombination equation. Similar to the method in Section 3.2.2.1 for the charge trapping of 
electrons inside the SiN, the tunnelling mechanism is taken into account by assuming an 
electron capture cross-section S(x) for the states in the conduction band tail of the a-Si:H. 
S(x) exponentially decreases for the trapped electrons inside the SiN with the increasing 
distance from the interface. It is  
 )exp()( 0 axSxS −= .                  (4.7) 
Since the electric field in the gate dielectric is negligible after the bias stress is withdrawn, 
the tunnelling parameter is reduced to 
 )(22 * TC EEma −=
h
,                 (4.8) 
where m* , EC, and h are the effective mass of the electrons, energy level of the conduction 
band above the Fermi level,  and reduced Plank’s constant, 
π2
h
=h  , respectively. From Fig. 
4.5 it is evident that EC – ET is the energy barrier of electrons tunnelling from the SiN into the 
a-Si:H layer.  
Because the concentration of electrons above the Fermi level of a-Si:H is very small in the 
absence of a gate bias, the injection of electrons into the SiN can be neglected. This 







−=  ,                (4.9) 
where tr is the relaxation time after the removal of the bias stress, ntr(x,tr) is the concentration 
of the filled SiN traps at time tr and at a distance x from the interface, v  is the thermal 
velocity of the electrons, and nempty is the concentration of the empty states at the energy level 
ET above the a-Si:H Fermi level. 











EENn exp ,                          (4.10) 
where Nti is the density of the trapped electrons when  EF = Ei. 
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The solution of (4.9) gives the number of trapped electrons as a function of the relaxation 
time tr and position x such that 
 )}exp(exp{),(),( 0 axtnvStxntxn remptySTtrrtr −−= .              (4.11) 
ntr(x,tST) is the initial concentration of the trapped electrons inside the SiN at the end of the 
bias stress. By substituting 
]ln[1)( 0 remptyrrelax tnvSa
tx =                (4.12) 
into (4.11), the density of the trapped electrons as a function of the distance from the 
interface is written as 
 ( )[ ]{ } )(expexp),(),( rrelaxSTtrrtr txxatxntxn −−−= .                (4.13) 
Thus, the number of electrons which has tunnelled back into the a-Si:H by the time tr is 
expressed by 
 ( )[ ]{ }( ) )(expexp1),(),( rrelaxSTtrrrelax txxatxntxn −−−−= .           (4.14) 
The integration of (4.14) over the dielectric thickness gives the total relaxed charge at tr, 

















)( .            (4.15) 
By using the parameters in Table 4.2 for charge trapping and de-trapping, the simulation 
results are in good agreement with the experimental results of the threshold voltage 
relaxation as presented in Fig. 4.7. The electron capture cross-section of the band tail states 
of a-Si:H, S0, is assumed to be 10-15 cm2 [8]. It is very important to note that sensitivity 
analyses are needed to find out the sensitivity of (4.13)-(4.15) to the parameters such as a and 
S0 which will be done in the future. 
Table 4.2 Concentration Ntr and energy level ET of the mono-energetic SiN traps which 
are used for the charge trapping and de-trapping simulations; Nti is the assumed DOS 
at the Fermi level of a-Si:H after 3.5 hours of bias stress with VST. 
VST (V) 10 15 20 25 35 50 
Ntr (cm-3) 4.3×1017 8×1017 1.15×1018 1.6×1018 2.3×1018 3.7×1018 
ET (eV) 0.05 0.08 0.12 0.16 0.21 0.3 
Nti (cm-3eV-1) 5×1013 4×1013 2×1013 8×1012 5×1011 5×1010 
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By increasing the bias stress, the total threshold voltage shift, and as a result, the number of 
defect states in the lower half of the band gap, increases which shifts the quasi Fermi level 
towards the midgap. Hence, the DOS at the quasi Fermi level is decreased by increasing the 
bias stress voltage. Also, for the calculation of the threshold voltage relaxation, the effect of 
the electrons which are relaxed for 10s after the termination of the bias stress must be 
neglected. This is due to the 30s time needed to measure the I-V characteristics to extract the 
VT of the TFT. For charge de-trapping simulations, it is assumed that the annealing of the 



































Fig. 4.7 Charge de-trapping simulation results using the parameters of Table 4.2 after 
3.5 hours of bias stress with VST; the experimental results are also shown (open circles). 
 
The numerical integration of (4.15) can also be approximated by a logarithmic function in 
time for the threshold voltage relaxation of the TFT. With the simplified profile or a 
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distribution of the trapped electrons inside the SiN, Fig. 4.6, the total charge trapped in the 
SiN after the bias stress is written as 
 ))(( 00 xtxqNQ STtr −= .               (4.16) 
At time tr after the bias stress is removed, the density of the trapped electrons is given by 
(4.13). The distribution of the trapped electrons, immediately after the bias stress of 35V for 
3.5 hours and after tr = 1000s of relaxation, are plotted in Fig. (4.8). The parameters of Table 
4.2 are used for the SiN trap levels, and xrelax(tr) is calculated to be 22.0Å. 




















trapped electrons after  3.5
hours of 35 V bias stress
Distribution of trapped
electrons after tr = 1000s
 
Fig. 4.8 Distributions of the trapped electrons immediately after a bias stress with 35V 
for 3.5 hours (dashed lines) and after 100s of relaxation (solid lines); the position of x0, 
xmax, and xrelax are also shown. 
 
The number of trapped electrons inside the SiN at time tr is approximated by 
 [ ])()()( rrelaxSTtrr txtxqNtQ −= .              (4.17) 
Therefore, the number of electrons which have tunnelled back to the a-Si:H is calculated as 
follows: 
 [ ]00 )()()( xtxqNtQQtQ rrelaxtrrrrelax −=−= .             (4.18) 
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=′ .               (4.20) 
Equation (4.19) is valid only when xrelax(tr) is larger than x0 and smaller than xmax(tST) which 





tt <<′ . 
Fig. 4.9 demonstrates the lines obtained by the least square fits of equation (4.19) to 
threshold voltage relaxation of the TFT (Fig. 4.3 (b)) after 3.5 hours of bias stress with 
different gate voltages. It is obvious that the results achieved by using (4.19), displayed in 





































Fig. 4.9 Solid lines are the result of the least-square fitting of (4.19) to the experimental 
threshold voltage relaxation after different bias stress tests for 3.5 hours (open circles).  
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The slopes and x-intercepts of the lines in Fig. 4.9 can be used to extract the parameters of 
Table 4.2. The value of Ntr for the relaxation after the bias stress with a certain voltage is 
calculated by using (4.19), and the slope of the line fitted to the experimental results. In the 
calculation of Ntr, it is assumed that the energy of EC is much greater than that of ET, and the 
dependence of a on ET can be ignored. By adopting the value of Ntr and the following 
recursive method, ET and Nti are calculated. 
 
(1) It is assumed that the total threshold voltage shift of the TFT occurs because of 
charge trapping in the SiN totalTtrapT VV ∆=∆ .  
(2) By substituting trapTV∆  and Ntr into (3.35), the value of ET is given.  
(3) By substituting ET and the x-intercept of the line fitted to the experimental results into 
(4.20) nempty and Nti are found. 
(4) Nti can be used to calculate the number of created defects in the lower half of the band 
gap dbN∆  and dbidefectT NqCV ∆=∆ .  
(5) By using defectTV∆ , the charge trapping component of the threshold voltage shift is 
given by defectTtotalTtrapT VVV ∆−∆=∆ . 
(6) The repetition of steps (2) to (5) yields a consistent set of volumes for Nti, ET, and 
relaxTV∆ . 
 
The values obtained for Ntr, Et, and Nti by this method are very close to the parameters in 
Table 4.2 that are used for the charge trapping and de-trapping calculations. For example, the 
relaxation after a bias stress of 10V, results in Ntr = 4.3×1017 cm-3eV-1, ET = .052 eV, Nti = 
5.2×1013 cm-3eV-1, and ∆VT relax = 0.39 V. This is consistent with the lowering the quasi 
Fermi level of the a-Si:H by 4 meV with respect to the conduction band as a result of the 
creation of 7.7×107 cm-3 defect states at 1eV below EC.  
The results of this section for the energy levels and the concentrations of traps in the SiN can 
be interpreted as the average energy and the number of states into which electrons get 
trapped during the bias stress experiment. In the next section, I try to explain the threshold 
voltage relaxation result by using a realistic Gaussian distribution of the SiN traps. 
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4.2.2.2 Charge De-trapping from the Gaussian Distribution of SiN Traps 
 
So far, it is confirmed that the charge trapping and de-trapping mechanisms can be modelled 
by using a mono-energetic level of the traps inside the SiN. Fig. 4.10 shows the extracted 
values of Ntr and ET from the threshold voltage relaxation experiments as a function of the 
gate voltage during the bias stress. 
































Fig. 4.10 (a) ET and (b) Ntr are extracted from the threshold voltage relaxation results 
after removing 3.5 hours of bias stress with different stress voltages. 
  
From Fig. 4.10, it is obvious that ET and Ntr increase with the stress voltage. This can be 
explained by assuming that there is a Gaussian distribution of the traps inside the SiN with a 
mean energy value above the quasi Fermi level [68]. By increasing the bias stress, band 
bending inside the SiN increases, and the electrons can tunnel into the higher energy-level 
SiN traps. Therefore, the number of traps into which the carriers can trap and the average 
energy of these states both increase. 
The kinetics of the charge de-trapping from Gaussian distribution of traps is similar to the 
charge release from the mono-energetic SiN traps. After time tr of removing the gate bias, the 
number of trapped electrons inside the SiN per unit energy at position x from the interface 
and the energy level E above the quasi Fermi level of the SiN is given by 
 )})(exp()(exp{),,(),,( 0 xEatEnvStExntExn remptySTtrrtr −−′=′ ,          (4.21) 
where n'tr(x,E,tST) is the density of the trapped electrons per unit energy at position x and 
energy level E after tST of bias stress, S0 is the electron capture cross-section of a-Si:H 
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conduction band tail states, v  is the thermal velocity of electrons, nempty(E) is the number of 
empty states at energy E above the quasi Fermi level of a-Si:H, and a(E) is the tunnelling 
parameter. 
nempty(E) is related to Nti, EF of a-Si:H, and the characteristics energy of the conduction band 












NEn exp)( .              (4.22) 
The tunneling parameter a(E) for electrons trapped at energy E above the SiN quasi Fermi 
level is given by 
  )(22)( * EEmEa C −=
h
,               (4.23) 
where m* is the effective mass of electrons, EC is the conduction band edge, and h  is the 
reduced Plank’s constant, 
π2
h
=h  , respectively. 
To calculate the relaxation of the threshold voltage after a time tr of removing the bias stress, 
the total number of electrons which have been de-trapped from the SiN states during the 
relaxation period must be found out. The number of released electrons per unit volume unit 
energy from the SiN traps n'relax(x,E,tST) by time tr is calculated by subtracting n'tr(x,E,tr) 
from n'tr(x,E,tST). The integration of n'relax(x,E,tST) over the dielectric thickness and the trap 
energy levels of the SiN yields the total number of electrons that tunnel back to the a-Si:H. 
















),,()( ,                (4.24) 
where Ci represents the gate capacitance, and q is the elementary charge. 
By using the trap distribution of (3.38) inside the SiN and choosing Ntrm, Etm, and σ to be 
1.0×1019 eV-1cm-3, 0.25 eV, and 0.21 eV, respectively, the charge trapping and the 
subsequent de-trapping calculations are in good agreement with the experimentally obtained 
threshold voltage relaxation results. For the charge de-trapping calculations, the electron 
capture cross-section of the a-Si:H conduction band tail states is assumed to be 10-15 cm2, and 
the values of Table 4.2 are employed for Nti.  
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The profile of trapped electrons inside the SiN as a function of the distance from the interface 
and the energy of the trap states after tr = 100, and 104 seconds of removing 15V and 35V 
bias stresses are exhibited in Fig. 4.11.  
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Fig. 4.11 Concentration of filled traps as a function of the distance and energy after 100 
and 104 seconds of removing (a), (b) a 15V bias stress and (c), (d) a 35V bias stress for 
3.5 hours. 
 
Equation (4.21) suggests that the rate of releasing the electrons from the traps is faster for the 
states located closer to the interface. Thus, at first the states close to the interface become 
empty; then, by increasing the relaxation time the states farther are depleted. This can be seen 
by the comparison of (a) with (b), and (c) with (d) in Fig. 4.11. Furthermore, the rate of 
release of the states which are located in the higher energy traps is faster. This is due to the 
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fact that the electrons trapped in the higher energy states encounter a lower energy barrier for 
tunnelling back to the a-Si:H layer.   
The predicted relaxations of the threshold voltage shift using (4.24) are shown in Fig 4.12 
along with the experimental results. For the calculation of relaxTV∆ , the effect of the charge 
which is released 10s after the removal of the bias stress is neglected. This is due to the 





































Fig. 4.12 Calculated threshold voltage relaxation using (4.24) (solid lines) and the 
experimental results (open circles) after 3.5 hours of bias stress with VST. 
 
Fig. 4.12 confirms that the simulations are in good agreement with the experimental results. 
However, at higher stress voltages, the simulation results deviate slightly from the 
experimentally obtained threshold voltage relaxation. This may be the result of neglecting the 
charge trapping of the a-Si:H conduction band electrons, or relaxation during the 
measurement of the I-V characteristics. 
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The investigations of the effect of higher stress biases and longer relaxation times will 
complete this section. The threshold voltage relaxation after 10.5 hours of 15V bias stress is 
denoted in Fig. 4.13. The calculated threshold voltage relaxation, based on (4.24) is also 
presented.  It is obvious that the simulation results are very close to the experimental results, 
in Fig 4.13. Nti, used for the charge de-trapping calculations, decreases over time due to the 
creation of extra defect states in the lower half of the band-gap. Nti is estimated to be 
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Fig. 4.13 Threshold voltage relaxation calculated using (4.24) (solid line), and the 
experimental results (open circles) after 10.5 hours of bias stress with 15V. 
 
 
4.3 Quantitative Distinction between the Charge Trapping and the Defect 
State Creation 
 
In chapter 3, the defect state creation and the charge trapping in the SiN were discussed as 
the mechanisms responsible for the threshold voltage shift of a a-Si:H TFTs. Although the 
effect of charge trapping is assumed to be negligible for stress voltages as low as 10 or 15V 
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[48], the present study of the threshold voltage relaxation clearly demonstrates that relaxTV∆  
cannot be explained by the defect state annealing process; however the phenomenon is 
consistent with the charge de-trapping or back tunnelling of the injected electrons into the 
SiN traps. Therefore, if the effect of the charge trapping in the SiN is neglected for low bias 
stresses, the observed relaxation of the threshold voltage, which is more than 50% of the total 
threshold voltage shift after the bias stresses as low as 10V cannot be explained.  
With the results obtained in this Chapter, the total number of electrons trapped in the SiN can 
be calculated. Therefore, the total threshold voltage shift of the TFT due to charge trapping in 
the SiN trapTV∆  can be determined. In addition, it is also possible to approximate trapTV∆  by 
adopting the recursive method presented in Section 4.2.2.1. Consequently, the portion of the 
threshold voltage shift which is related to the defect state creation is given by 
trapTtotalTdefectT VVV ∆−∆=∆ . 
Fig. 4.14 shows calculated defectTV∆  as a function of the effective bias voltage, VST - VT, after 
3.5 hours of the application of the bias stress. 















tST    =  1.26x10
4 s
VT0   =  1.0  V
 
Fig. 4.14 Calculated defectTV∆  as a function of VST – VT0 after 3.5 hours of bias stress. 
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Fig. 4.14 reveals that defectTV∆ increases linearly with the applied voltage. This is expected for 
the defect state creation mechanism, since, based on (3.15), the kinetics of the creation of 
extra defects is proportional to effective gate voltage. In addition, comparison of Fig. 4.14 
and Fig. 3.5 shows that only a small portion of the total threshold voltage shift is due to the 
defect state creation; thus, charge trapping is the dominant mechanism for the threshold 
voltage shift in the range of stress times used in this thesis. However, for longer stress times, 
the defect state component of ∆VT increases proportionally to tβ, but the charge trapping 
component increases with ln(t). Therefore, for longer stress times, the defect state creation 
may become more dominant mechanism for the threshold voltage shift of TFT. For example, 
by using the SiN trap states calculated in this Chapter, the bias stress tests at 10V for 3500 
hours results in a trapTV∆  of 0.64. On the other hand by assuming β ≈ 0.5 the defect state 
creation component increases by a factor of 30 which yields defectTV∆ more than 2.5V. 
Consequently, for this stress time, defectTV∆  is almost four times larger than trapTV∆  and the 
defect state creation is expected to be the dominant mechanism for the metastable changes in 
the threshold voltage of TFTs used in this work. However, a more general conclusion cannot 
be drawn since the kinetics of charge trapping and defect state creation depend on the details 





The underlying mechanisms for the threshold voltage relaxation of a TFT, after the 
termination of the bias stress, have been investigated in this chapter. The relaxation of the 
threshold voltage after removing the gate bias is attributed to the annealing of defect states 
and the charge de-trapping of the electrons from the SiN states. The model based on 
annealing the created extra defects has been ruled out, and the kinetics of relaxTV∆  have been 
explained by the charge release of the injected electrons into the SiN during the application 
of the gate bias. The simulation results, presented in the Section 4.2, support the threshold 
voltage relaxation model based on charge de-trapping from the SiN states. The simulation 
 80
results agree with the experimentally obtained threshold voltage relaxation, after the bias 
stress with different stress voltages and stress times are withdrawn. An energy dependent 
Gaussian distribution of SiN gap states (traps) with a maximum value of 1.0×1019 eV-1cm-3, a 
mean energy of 0.25 eV above the SiN Fermi level, and a standard deviation of 0.21 eV 
explains the kinetics of the threshold voltage relaxation observed in this work. Finally, a 

















Conclusions and Future Work 
 
The threshold voltage shift of a-Si:H TFTs due to the prolonged application of a positive bias 
stress to the gate of transistor and the subsequent threshold voltage relaxation after the gate 
bias is removed, were investigated. Defect state creation and charge trapping in the gate 
dielectric are believed to be the mechanisms responsible for the threshold voltage shift of a a-
Si:H TFT.  
A comprehensive study of the defect state creation and charge trapping mechanisms was 
carried out in this thesis. Different aspects of the defect state creation mechanism such as the 
defect pool model, the role of H atoms and band tail carriers, and the kinetics of defect state 
creation mechanism were also studied. Then, the kinetics of charge trapping into the SiN gate 
dielectric was modelled for two cases: the simplified mono-energetic SiN traps above the 
Fermi level, and the realistic Gaussian distribution of SiN traps. The charge trapping in 
mono-energetic SiN traps is approximated by a logarithmic function of time, where its slope 
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and x-intercept in a semi-logarithmic scale are shown to be proportional to the number of the 
traps and their energy level, respectively. The charge trapping in the Gaussian distribution of 
traps also reveals a logarithmic time dependence. However, its slope and x-intercept 
increases over time due to the injection of carriers into higher energy-level traps. During the 
application of gate bias, the charge trapping and the defect state creation occur 
simultaneously; therefore, the experimental results of ∆VT do not provide any particular 
information about the quantitative effect of each of these mechanisms on the threshold 
voltage shift of a TFT.  
In addition in this thesis I have investigated the relaxation of the threshold voltage, following 
the termination of bias stress. The possible mechanisms for this relaxation such as the 
annealing of the defect states and the charge back tunnelling of trapped electrons inside the 
SiN were proposed. The experimentally obtained results for the relaxation of threshold 
voltage do not support the defect state annealing mechanism. The kinetics of charge de-
trapping from the mono-energetic and Gaussian distribution of SiN traps were analytically 
modelled assuming a Shockley-Read-Hall-like recombination process. The calculations of 
charge trapping and de-trapping in and from a Gaussian distribution of SiN traps were 
performed which show a good agreement with the kinetics of threshold voltage relaxation.  
Moreover, the total trapped charge in the SiN, and as a result, the charge trapping component 
of the threshold voltage shift were calculated using the developed charge trapping and de-
trapping models. This provides a quantitative distinction between the defect state creation 
and the charge trapping mechanisms. Based on the calculated results for the charge trapping 
and the defect state creation components of threshold voltage shift, it was concluded that for 
the TFTs employed in this work, the charge trapping is the dominant threshold voltage shift 
mechanism. For longer stress times, the defect state creation may become the principal 
instability mechanism. However, a general conclusion cannot be drawn since the kinetics of 
both mentioned mechanisms strongly depends on the fabrication process of TFT. 
More importantly, the qualities of the a-Si:H active layer and a-SixN:H gate dielectric layer 
strongly influence the kinetics of threshold voltage shift and relaxation of TFT. For example, 
a-SixN:H dielectric layers deposited at different temperatures and with different SiH4/NH3 
gas ratios have different concentration of gap states. This changes the kinetics of charge 
trapping mechanism into the gate dielectric. The deposition condition of a-Si:H layer also 
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affects the rate of the creation and annealing of the extra defect states in the active layer by 
changing the number of weak bonds inside the layer. 
Furthermore, it must be mentioned that the experimental results reported in this thesis and the 
charge trapping/de-trapping calculations have been achieved using one of the TFTs in a 
sample fabricated by MP6 process. However, the individual bias stress tests performed on the 
other TFTs on the same die are within ±10% of the results reported here. The initial threshold 
voltages of the TFTs fabricated by MP6 process show only ±0.2V deviation from the typical 
1.0V threshold voltage. The bias stress tests also were performed on TFTs fabricated using 
MP5 process and the results are in good agreement with the results obtained from MP6 TFTs. 
The initial threshold voltages of MP5 transistors are 4.0V ±10%. 
The main contributions of this thesis for the study of the threshold voltage shift mechanisms 
are as follows: 
• Developed a model for studying the kinetics of the charge trapping into mono-energetic 
and a Gaussian distribution of the SiN gap states. 
• Studied experimentally the relaxation of the threshold voltage shift, after the removal of 
the bias stress. 
• Developed an analytical model for studying the kinetics of charge de-trapping from the 
mono-energetic and Gaussian distribution of SiN traps during the relaxation of the 
stress. 
• Using the experimental results of the threshold voltage relaxation data, a Gaussian 
distribution for the SiN traps was determined. 
• A quantitative distinction between the charge trapping and the defect state creation 
mechanisms was made for a wide range of stresses. 
There are several issues regarding the proposed model in this thesis, which should be 
considered in the future work. The sensitivity of the presented models for the kinetics of 
charge trapping and de-trapping to various parameters such as the energy barrier of the 
tunnelling, the effective mass of the electron, the parameters of the Gaussian distribution of 
the SiN traps, and the capture cross section of the SiN traps and a-Si:H defects must be 
studied. Performing the bias stress and relaxation experiments at different temperatures also 
helps to distinguish between the defect state creation and charge trapping mechanisms due to 
their different temperature behaviour. Moreover, the kinetics of the defect state creation and 
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charge trapping mechanisms are greatly influenced by the processing conditions of the TFT. 
This necessitates an in-depth study of the effects of processing conditions especially the 
quality of SiN gate dielectric and a-Si:H active layer on threshold voltage shift and relaxation 
of TFT. 
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Appendix A - Processing Conditions of a-Si:H TFTs 
 
TFTs employed in this work are of the inverted staggered structure, which their fabrication 
steps were explained in Section 2.1. Two types of TFTs fabricated using MP5 and MP6 
processes were used for bias stress and relaxation tests. The only difference between MP5 
and MP6 is the type of the contact layer for drain and source. MP5 employs heavily n-doped 
a-Si:H (n+ a-Si:H) as the contact layer, while MP6 uses heavily n-doped micro-crystalline 
silicon (n+ µc-Si:H)  contact layer. Molybdenum (Mo) and aluminum (Al) have been used for 
the first metal (gate metal) and the second metal (contact metal) layers, respectively. The 
deposition conditions of different layers are shown in Table A.1. 
 
Table A.1. Thin film deposition parameters for MP5 and MP6 fabrication processes. 
 i a-Si:H a-SiNx:H n+ a-Si:H n+ µ-Si:H Mo Al 
























Power (W RF) 2 2 2 10 400 400 
Process pressure 
(m Torr) 400 400 400 1900 5 5 
Base Pressure 
(m Torr) ~10
-6 ~10-6 ~10-6 ~10-6 ~2×10-6 ~2×10-6 







Ar: 30 Ar: 30 
Deposition rate 
(Å/s) 2 1.3 1.3 1.3 2.5 1.8 
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